5秒后页面跳转
TL16C550DPTR PDF预览

TL16C550DPTR

更新时间: 2024-02-27 22:10:54
品牌 Logo 应用领域
德州仪器 - TI 微控制器和处理器串行IO控制器通信控制器外围集成电路数据传输时钟
页数 文件大小 规格书
50页 822K
描述
ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL

TL16C550DPTR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:BGA
包装说明:VFBGA, BGA24,5X5,20针数:24
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.72Is Samacsys:N
其他特性:ALSO OPERATES AT 2.5V/3.3V SUPPLY地址总线宽度:3
边界扫描:NO最大时钟频率:24 MHz
通信协议:ASYNC, BIT最大数据传输速率:0.1875 MBps
外部数据总线宽度:8JESD-30 代码:S-PBGA-B24
JESD-609代码:e1长度:3 mm
低功率模式:NO湿度敏感等级:1
串行 I/O 数:1端子数量:24
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:VFBGA
封装等效代码:BGA24,5X5,20封装形状:SQUARE
封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH峰值回流温度(摄氏度):260
电源:2.5/5 V认证状态:Not Qualified
座面最大高度:1 mm子类别:Serial IO/Communication Controllers
最大供电电压:5.5 V最小供电电压:4.5 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:0.5 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:3 mm
uPs/uCs/外围集成电路类型:SERIAL IO/COMMUNICATION CONTROLLER, SERIALBase Number Matches:1

TL16C550DPTR 数据手册

 浏览型号TL16C550DPTR的Datasheet PDF文件第2页浏览型号TL16C550DPTR的Datasheet PDF文件第3页浏览型号TL16C550DPTR的Datasheet PDF文件第4页浏览型号TL16C550DPTR的Datasheet PDF文件第5页浏览型号TL16C550DPTR的Datasheet PDF文件第6页浏览型号TL16C550DPTR的Datasheet PDF文件第7页 
ꢀ ꢁꢂ ꢃ ꢄ ꢅꢅ ꢆ ꢇ ꢈ ꢀ ꢁꢂ ꢃꢄ ꢅꢅ ꢆꢇ ꢉ  
ꢊꢋ ꢌꢍꢄꢎꢏ ꢐꢍ ꢐꢑ ꢋ ꢄꢐ ꢒ ꢒꢑꢍ ꢉꢄꢊꢀ ꢉꢐ ꢍꢋ ꢓ ꢁꢓ ꢒ ꢓꢍ ꢀ  
ꢔ ꢉꢀ ꢎ ꢊꢑꢀꢐ ꢕ ꢁꢐ ꢔ ꢄꢐ ꢍ ꢀꢏ ꢐꢁ  
SLLS597C − APRIL 2004 − REVISED JUNE 2005  
D
D
D
D
Programmable Auto-RTS and Auto-CTS  
D
D
D
D
5-V, 3.3-V, and 2.5-V Operation  
In Auto-CTS Mode, CTS Controls  
Transmitter  
Independent Receiver Clock Input  
Transmit, Receive, Line Status, and Data  
Set Interrupts Independently Controlled  
In Auto-RTS Mode, RCV FIFO Contents and  
Threshold Control RTS  
Fully Programmable Serial Interface  
Characteristics:  
− 5-, 6-, 7-, or 8-Bit Characters  
− Even-, Odd-, or No-Parity Bit Generation  
and Detection  
Serial and Modem Control Outputs Drive a  
RJ11 Cable Directly When Equipment Is on  
the Same Power Drop  
D
D
D
D
D
D
Capable of Running With All Existing  
TL16C450 Software  
− 1-, 1 1/2-, or 2-Stop Bit Generation  
− Baud Generation (dc to 1 Mbit/s)  
After Reset, All Registers Are Identical to  
the TL16C450 Register Set  
D
D
D
False-Start Bit Detection  
Complete Status Reporting Capabilities  
Up to 24-MHz Clock Rate for up to  
1.5-Mbaud Operation With V = 5 V  
3-State Output TTL Drive Capabilities for  
Bidirectional Data Bus and Control Bus  
CC  
Up to 20-MHz Clock Rate for up to  
1.25-Mbaud Operation With V = 3.3 V  
D
Line Break Generation and Detection  
CC  
Up to 16-MHz Clock Rate for up to 1-Mbaud  
D
Internal Diagnostic Capabilities:  
− Loopback Controls for Communications  
Link Fault Isolation  
− Break, Parity, Overrun, and Framing  
Error Simulation  
Operation With V = 2.5 V  
CC  
In the TL16C450 Mode, Hold and Shift  
Registers Eliminate the Need for Precise  
Synchronization Between the CPU and  
Serial Data  
D
D
D
Fully Prioritized Interrupt System Controls  
D
D
Programmable Baud Rate Generator Allows  
Division of Any Input Reference Clock by 1  
Modem Control Functions (CTS, RTS, DSR,  
DTR, RI, and DCD)  
16  
to (2 −1) and Generates an Internal 16×  
Available in 48-Pin PT, 48-Pin PFB, and  
32-Pin RHB Packages  
Clock  
Standard Asynchronous Communication  
Bits (Start, Stop, and Parity) Added to or  
Deleted From the Serial Data Stream  
description  
The TL16C550D and the TL16C550DI are speed and operating voltage upgrades (but functional equivalents)  
of the TL16C550C asynchronous communications element (ACE), which in turn is a functional upgrade of the  
TL16C450. Functionally equivalent to the TL16C450 on power up (character or TL16C450 mode), the  
TL16C550D and the TL16C550DI, like the TL16C550C, can be placed in an alternate FIFO mode. This relieves  
the CPU of excessive software overhead by buffering received and transmitted characters. The receiver and  
transmitter FIFOs store up to 16 bytes including three additional bits of error status per byte for the receiver  
FIFO. In the FIFO mode, there is a selectable autoflow control feature that can significantly reduce software  
overload and increase system efficiency by automatically controlling serial data flow using RTS output and CTS  
input signals.  
The TL16C550D and TL16C550DI perform serial-to-parallel conversions on data received from a peripheral  
device or modem and parallel-to-serial conversion on data received from its CPU. The CPU can read the ACE  
status at any time. The ACE includes complete modem control capability and a processor interrupt system that  
can be tailored to minimize software management of the communications link.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2004 − 2005, Texas Instruments Incorporated  
ꢟ ꢣ ꢠ ꢟ ꢘ ꢙ ꢭ ꢛ ꢚ ꢞ ꢦ ꢦ ꢤ ꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ  
ꢣꢠ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

TL16C550DPTR 替代型号

型号 品牌 替代类型 描述 数据表
TL16C550DPT TI

完全替代

ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550CFN TI

功能相似

ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL

与TL16C550DPTR相关器件

型号 品牌 获取价格 描述 数据表
TL16C550DPTRG4 TI

获取价格

ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DRHB TI

获取价格

ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DRHBG4 TI

获取价格

ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DRHBR TI

获取价格

ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DRHBRG4 TI

获取价格

ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C550DZQS TI

获取价格

TL16C550DZQS
TL16C550DZQSR TI

获取价格

ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
TL16C552 TI

获取价格

DUAL ASYCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO
TL16C552A TI

获取价格

DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO
TL16C552AFK TI

获取价格

2 CHANNEL(S), 1Mbps, SERIAL COMM CONTROLLER, CQCC68, CERAMIC, LLCC-68