Datasheet > TJA1021T/10,112

TJA1021T/10,112

更新时间： 2024-09-19 14:36:19

品牌	Logo	应用领域
恩智浦 - NXP		/
页数	文件大小	规格书
25页	125K
描述
TJA1021 - LIN 2.1/SAE J2602 transceiver SOIC 8-Pin

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

TJA1021T/10,112 技术参数

Source Url Status Check Date：	2013-06-14 00:00:00	生命周期：	Active
零件包装代码：	SOIC	针数：	8
Reach Compliance Code：	unknown	风险等级：	5.58
Is Samacsys：	N	Base Number Matches：	1

TJA1021T/10,112 数据手册

TJA1021

LIN 2.1/SAE J2602 transceiver

Rev. 05 — 22 October 2009

Product data sheet

1. General description

The TJA1021 is the interface between the Local Interconnect Network (LIN) master/slave

protocol controller and the physical bus in a LIN. It is primarily intended for in-vehicle

sub-networks using baud rates from 1 kBd up to 20 kBd and is LIN 2.1/SAE J2602

compliant. The TJA1021 is pin-to-pin compatible with the TJA1020 with an improved

ElectroStatic Discharge (ESD) speciﬁcation.

The transmit data stream of the protocol controller at the transmit data input (TXD) is

converted by the TJA1021 into a bus signal with optimized slew rate and wave shaping to

minimize ElectroMagnetic Emission (EME). The LIN bus output pin is pulled HIGH via an

internal termination resistor. For a master application, an external resistor in series with a

diode should be connected between pin INH or pin V_BATand pin LIN. The receiver detects

the data stream at the LIN bus input pin and transfers it via pin RXD to the microcontroller.

In Sleep mode, the power consumption of the TJA1021 is very low. In failure modes, the

power consumption is reduced to a minimum.

2. Features

2.1 General

I LIN 2.1/SAE J2602 compliant

I Baud rate up to 20 kBd

I Very low ElectroMagnetic Emission (EME)

I High ElectroMagnetic Immunity (EMI)

I Passive behavior in unpowered state

I Input levels compatible with 3.3 V and 5 V devices

I Integrated termination resistor for LIN slave applications

I Wake-up source recognition (local or remote)

I Supports K-line like functions

I Pin-to-pin compatible with TJA1020

2.2 Low power management

I Very low current consumption in Sleep mode with local and remote wake-up

2.3 Protection mechanisms

I High ESD robustness: ±6 kV according to IEC 61000-4-2 for pins LIN, V_BATand

WAKE_N

I Transmit data (TXD) dominant time-out function

12 3 4 5 6 7...25

中文翻译

下载PDF

与TJA1021T/10,112相关器件

型号	品牌	获取价格	描述	数据表
TJA1021T/10,118	NXP	获取价格	TJA1021 - LIN 2.1/SAE J2602 transceiver SOIC 8-Pin
TJA1021T/10/C,112	NXP	获取价格	TJA1021 - LIN 2.1/SAE J2602 transceiver SOIC 8-Pin
TJA1021T/10/C,118	NXP	获取价格	TJA1021 - LIN 2.1/SAE J2602 transceiver SOIC 8-Pin
TJA1021T/20	NXP	获取价格	LIN 2.1/SAE J2602 transceiver
TJA1021T/20/C,112	NXP	获取价格	TJA1021 - LIN 2.1/SAE J2602 transceiver SOIC 8-Pin
TJA1021T/20/C,118	NXP	获取价格	TJA1021 - LIN 2.1/SAE J2602 transceiver SOIC 8-Pin
TJA1021T/20/CM,118	NXP	获取价格	TJA1021 - LIN 2.1/SAE J2602 transceiver SOIC 8-Pin
TJA1021T10	NXP	获取价格	LIN 2.1/SAE J2602 transceiver
TJA1021T20	NXP	获取价格	LIN 2.1/SAE J2602 transceiver
TJA1021TK	NXP	获取价格	LIN 2.1/SAE J2602 transceiver