5秒后页面跳转
TC74HC74AF-EL PDF预览

TC74HC74AF-EL

更新时间: 2024-09-16 13:00:43
品牌 Logo 应用领域
东芝 - TOSHIBA 触发器
页数 文件大小 规格书
10页 313K
描述
IC HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 0.300 INCH, PLASTIC, SOIC-14, FF/Latch

TC74HC74AF-EL 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP,
针数:14Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.32
系列:HC/UHJESD-30 代码:R-PDSO-G14
JESD-609代码:e0长度:10.3 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
位数:1功能数量:2
端子数量:14最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):240传播延迟(tpd):38 ns
认证状态:Not Qualified座面最大高度:1.9 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:TIN LEAD端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:5.3 mm最小 fmax:25 MHz
Base Number Matches:1

TC74HC74AF-EL 数据手册

 浏览型号TC74HC74AF-EL的Datasheet PDF文件第2页浏览型号TC74HC74AF-EL的Datasheet PDF文件第3页浏览型号TC74HC74AF-EL的Datasheet PDF文件第4页浏览型号TC74HC74AF-EL的Datasheet PDF文件第5页浏览型号TC74HC74AF-EL的Datasheet PDF文件第6页浏览型号TC74HC74AF-EL的Datasheet PDF文件第7页 
TC74HC74AP/AF/AFN  
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic  
TC74HC74AP,TC74HC74AF,TC74HC74AFN  
Dual D-Type Flip Flop Preset and Clear  
Note: xxxFN (JEDEC SOP) is not available in  
Japan.  
The TC74HC74A is a high speed CMOS D FLIP FLOP  
fabricated with silicon gate C2MOS technology.  
TC74HC74AP  
It achieves the high speed operation similar to equivalent  
LSTTL while maintaining the CMOS low power dissipation.  
The signal level applied to the D INPUT is transferred to Q  
OUTPUT during the positive going transition of the CLOCK  
pulse.  
CLEAR and PRESET are independent of the CLOCK and  
are accomplished by setting the appropriate input to an “L” level.  
All inputs are equipped with protection circuits against static  
discharge or transient excess voltage.  
TC74HC74AF  
Features  
High speed: f  
= 77 MHz (typ.) at V  
= 5 V  
max  
CC  
Low power dissipation: I  
= 2 μA (max) at Ta = 25°C  
CC  
High noise immunity: V  
= V  
= 28% V  
(min)  
NIH  
NIL  
CC  
Output drive capability: 10 LSTTL loads  
Symmetrical output impedance: |I | = I  
= 4 mA (min)  
OL  
OH  
TC74HC74AFN  
Balanced propagation delays: t  
t
pHL  
pLH  
Wide operating voltage range: V  
(opr) = 2~6 V  
CC  
Pin and function compatible with 74LS74  
Pin Assignment  
Weight  
DIP14-P-300-2.54  
SOP14-P-300-1.27A  
SOL14-P-150-1.27  
: 0.96 g (typ.)  
: 0.18 g (typ.)  
: 0.12 g (typ.)  
1
2007-10-01  

与TC74HC74AF-EL相关器件

型号 品牌 获取价格 描述 数据表
TC74HC74AFN TOSHIBA

获取价格

DUAL D-TYPE FLIP FLOP PRESET AND CLEAR
TC74HC74AFN(ELP) TOSHIBA

获取价格

IC HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 0
TC74HC74AFN(TP1) TOSHIBA

获取价格

IC HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 0
TC74HC74AFN(TP2) TOSHIBA

获取价格

IC HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 0
TC74HC74AFN-ELP TOSHIBA

获取价格

IC HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 0
TC74HC74AFN-TP1 TOSHIBA

获取价格

IC HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 0
TC74HC74AFN-TP1ELP TOSHIBA

获取价格

IC HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 0
TC74HC74AFN-TP2ELP TOSHIBA

获取价格

IC HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 0
TC74HC74AF-TP1EL TOSHIBA

获取价格

IC HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 0
TC74HC74AF-TP2EL TOSHIBA

获取价格

IC HC/UH SERIES, DUAL POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO14, 0