5秒后页面跳转
TC74ACT112F PDF预览

TC74ACT112F

更新时间: 2024-11-09 05:04:11
品牌 Logo 应用领域
东芝 - TOSHIBA 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
9页 312K
描述
CMOS Digital Integrated Circuit Silicon Monolithic Dual J-K Flip Flop with Preset and Clear

TC74ACT112F 技术参数

是否无铅: 不含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:SOIC
包装说明:0.300 INCH, 1.27 MM PITCH, LEAD FREE, PLASTIC, SOP-16针数:16
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.46Is Samacsys:N
系列:ACTJESD-30 代码:R-PDSO-G16
JESD-609代码:e0长度:10.3 mm
负载电容(CL):50 pF逻辑集成电路类型:J-K FLIP-FLOP
最大频率@ Nom-Sup:85000000 Hz最大I(ol):0.024 A
位数:2功能数量:2
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.3封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V传播延迟(tpd):11.5 ns
认证状态:Not Qualified座面最大高度:1.9 mm
子类别:FF/Latches最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):4.5 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子面层:Tin/Lead (Sn/Pb)
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:NEGATIVE EDGE宽度:5.3 mm
最小 fmax:85 MHzBase Number Matches:1

TC74ACT112F 数据手册

 浏览型号TC74ACT112F的Datasheet PDF文件第2页浏览型号TC74ACT112F的Datasheet PDF文件第3页浏览型号TC74ACT112F的Datasheet PDF文件第4页浏览型号TC74ACT112F的Datasheet PDF文件第5页浏览型号TC74ACT112F的Datasheet PDF文件第6页浏览型号TC74ACT112F的Datasheet PDF文件第7页 
TC74ACT112P/F/FN  
TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic  
TC74ACT112P,TC74ACT112F,TC74ACT112FN  
Dual J-K Flip Flop with Preset and Clear  
Note: xxxFN (JEDEC SOP) is not available in  
Japan.  
The TC74ACT112 is an advanced high speed CMOS DUAL J-K  
FLIP FLOP fabricated with silicon gate and double-layer metal  
wiring C2MOS technology.  
TC74ACT112P  
It achieves the high speed operation similar to equivalent  
Bipolar Schottky TTL while maintaining the CMOS low power  
dissipation.  
This device may be used as a level converter for interfacing  
TTL or NMOS to High Speed CMOS. The inputs are compatible  
with TTL, NMOS and CMOS output voltage levels.  
In accordance with the logic level given J and K input this  
device changes state on negative going transition of the clock  
TC74ACT112F  
pulse. CLEAR and PRESET are independent of the clock and  
accomplished by a low logic level on the corresponding input.  
All inputs are equipped with protection circuits against static  
discharge or transient excess voltage.  
Features  
High speed: f  
= 175 MHz (typ.) at V  
= 5 V  
max  
CC  
Low power dissipation: I  
= 4 μA (max) at Ta = 25°C  
CC  
TC74ACT112FN  
Compatible with TTL outputs: V = 0.8 V (max)  
IL  
V
IH  
= 2.0 V (min)  
Symmetrical output impedance: |I | = I  
= 24 mA (min)  
OH  
OL  
Capability of driving 50 Ω  
transmission lines.  
t
pHL  
Balanced propagation delays: t  
pLH  
Pin and function compatible with 74F112  
Pin Assignment  
Weight  
DIP16-P-300-2.54A  
SOP16-P-300-1.27A  
SOL16-P-150-1.27  
: 1.00 g (typ.)  
: 0.18 g (typ.)  
: 0.13 g (typ.)  
1
2007-10-01  

与TC74ACT112F相关器件

型号 品牌 获取价格 描述 数据表
TC74ACT112F(EL,F) TOSHIBA

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,ACT-CMOS,SOP,16PIN,PLASTIC
TC74ACT112F(F) TOSHIBA

获取价格

暂无描述
TC74ACT112F_12 TOSHIBA

获取价格

Dual J-K Flip Flop with Preset and Clear
TC74ACT112FN TOSHIBA

获取价格

CMOS Digital Integrated Circuit Silicon Monolithic Dual J-K Flip Flop with Preset and Clea
TC74ACT112FN-ELP TOSHIBA

获取价格

IC ACT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, 0
TC74ACT112P TOSHIBA

获取价格

CMOS Digital Integrated Circuit Silicon Monolithic Dual J-K Flip Flop with Preset and Clea
TC74ACT112P(F) TOSHIBA

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,ACT-CMOS,DIP,16PIN,PLASTIC
TC74ACT138F TOSHIBA

获取价格

3 - TO - 8 LINE DECODER
TC74ACT138F(EL) TOSHIBA

获取价格

IC ACT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 0.300 INCH, PLASTIC, SOP-16,
TC74ACT138F(TP1) TOSHIBA

获取价格

IC ACT SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, 0.300 INCH, PLASTIC, SOP-16,