Datasheet > T3GF3WBG

T3GF3WBG

更新时间： 2024-09-12 12:22:59

品牌	Logo	应用领域
东芝 - TOSHIBA		总线收发器存储
页数	文件大小	规格书
13页	255K
描述
Dual-Supply Bus Transceiver for SD Memory Card

阅读下载

中文翻译

获取价格

如果您发现信息不准确，欢迎纠错

T3GF3WBG 数据手册

T3GF3WBG

CMOS Digital Integrated Circuits Silicon Monolithic

T3GF3WBG

1. Functional Description

•

Dual-Supply Bus Transceiver for SD Memory Card

2. General

This device is an advanced high-speed dual-supply bus transceiver fabricated with silicon-gate CMOS technology.

Designed for use as an interface between a 1.8-V bus and a 1.8-V/2.9-V bus in mixed 1.8-V/2.9-V supply systems.

The A-port interfaces with the 1.8-V bus, the B-port with the 1.8-V/2.9-V bus.

The direction of data transmission is determined by the level of the DIR input.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

3. Features

(1) Compliant with SD specification Part 1 Physical Layer Specification 3.0 (SDR12/SDR25/DDR50)

(2) Bidirectional interface between 1.8-V and 2.9-V buses

(3) High-speed operation: tpd (A to B) = 5.0 ns (max) (VCCA = 1.8 ± 0.15 V, VCCB = 2.9 ± 0.1 V)

tpd (B to A) = 5.0 ns (max) (VCCA = 1.8 ± 0.15 V, VCCB = 2.9 ± 0.1 V)

tpd (A to B) = 7.0 ns (max) (VCCA = 1.8 ± 0.15 V, VCCB = 1.8 ± 0.1 V)

tpd (B to A) = 7.0 ns (max) (VCCA = 1.8 ± 0.15 V, VCCB = 1.8 ± 0.1 V)

(4) Output current: IOHB/IOLB = ±6 mA (min) (VCCB = 2.8 V)

IOHA/IOLA = ±6 mA (min) (VCCA = 1.65 V)

(5) Integrated EMI filter on B-port

(6) Integrated pull-up and pull-down resistors on B-port

(7) Latch-up performance: ±200 mA

(8) ESD performance: Human body model > ±2000 V

IEC61000-4-2 Level 4 (Contact) > ±8 kV (SD card side)

IEC61000-4-2 Level 4 (Air) > ±15 kV (SD card side)

CDM > 500 V

(9) Ultra-small package: WCSP25

2012-07-26

Rev.1.0

12 3 4 5 6 7...13

中文翻译

下载PDF