5秒后页面跳转
SY100ELT28ZITR PDF预览

SY100ELT28ZITR

更新时间: 2024-09-13 08:56:59
品牌 Logo 应用领域
麦瑞 - MICREL /
页数 文件大小 规格书
7页 87K
描述
5V TTL-TO-DIFFERENTIAL PECL AND DIFFERENTIAL PECL-TO-TTL TRANSLATOR

SY100ELT28ZITR 技术参数

是否Rohs认证: 不符合生命周期:Transferred
零件包装代码:SOIC包装说明:SOP, SOP8,.25
针数:8Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.69最大延迟:5.5 ns
接口集成电路类型:PECL-TTL/TTL-PECL TRANSLATORJESD-30 代码:R-PDSO-G8
JESD-609代码:e0长度:4.9 mm
湿度敏感等级:1位数:1
功能数量:1端子数量:8
最高工作温度:85 °C最低工作温度:-40 °C
输出锁存器或寄存器:NONE输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP8,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):240
电源:5 V认证状态:Not Qualified
座面最大高度:1.75 mm子类别:Other Interface ICs
最大供电电压:5.5 V最小供电电压:4.5 V
标称供电电压:5 V表面贴装:YES
技术:ECL100K温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn85Pb15)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.9 mm
Base Number Matches:1

SY100ELT28ZITR 数据手册

 浏览型号SY100ELT28ZITR的Datasheet PDF文件第2页浏览型号SY100ELT28ZITR的Datasheet PDF文件第3页浏览型号SY100ELT28ZITR的Datasheet PDF文件第4页浏览型号SY100ELT28ZITR的Datasheet PDF文件第5页浏览型号SY100ELT28ZITR的Datasheet PDF文件第6页浏览型号SY100ELT28ZITR的Datasheet PDF文件第7页 
5V TTL-TO-DIFFERENTIAL PECL  
AND DIFFERENTIAL PECL-TO-TTL  
TRANSLATOR  
SY10ELT28  
SY100ELT28  
FINAL  
FEATURES  
DESCRIPTION  
Guaranteed AC parameters over temperature:  
The SY10/100ELT28 is a differential PECL-to-TTL  
translator and a TTL-to-differential PECL translator in a  
single package. Because PECL (Positive ECL) levels are  
used, only +5V and ground are required. The small outline  
8-pin package and the dual translation design of the  
ELT28 makes it ideal for applications which are sending  
and receiving signals across a backplane.  
• fMAX > 160MHz (TTL)  
• < 5.5ns PECL-to-TTL propagation delay  
• < 1.5ns tr / tf; PECL output  
• < 1.3ns TTL-to-PECL propagation delay  
Wide temperature range: –40°C to +85°C  
5V power supply  
Q  
output will default low with inputs left open  
TTL  
or < 1.3V  
Q  
output will default high with inputs left open  
ECL  
Internal PECL input pulldown resistors  
Available in 8-pin MSOP and SOIC packages  
PIN NAMES  
PIN CONFIGURATION/BLOCK DIAGRAM  
Pin  
DTTL  
Function  
TTL Inputs  
DECL  
/DECL  
QECL  
/QECL  
1
2
3
4
8
7
6
5
VCC  
QTTL  
TTL Outputs  
QTTL  
DTTL  
GND  
PECL  
TTL  
DECL, /DECL  
QECL, /QECL  
VCC  
PECL Differential Inputs  
PECL Differential Outputs  
Positive Supply  
GND  
Ground  
TOP VIEW  
(Available in MSOP or SOIC package)  
Rev.: B  
Amendment:/0  
Issue Date: February 2003  
1

与SY100ELT28ZITR相关器件

型号 品牌 获取价格 描述 数据表
SY100ELT982 MICREL

获取价格

PECL-TO-CML TRANSLATOR w/o ENABLE
SY100ELT982_06 MICREL

获取价格

PECL-TO-CML TRANSLATOR WITH OUTPUT ENABLE
SY100ELT982KC MICREL

获取价格

PECL-TO-CML TRANSLATOR w/o ENABLE
SY100ELT982KCTR MICREL

获取价格

PECL-TO-CML TRANSLATOR WITH OUTPUT ENABLE
SY100ELT982KG MICREL

获取价格

PECL-TO-CML TRANSLATOR WITH OUTPUT ENABLE
SY100ELT982KGTR MICREL

获取价格

PECL-TO-CML TRANSLATOR WITH OUTPUT ENABLE
SY100ELT982KI MICREL

获取价格

PECL-TO-CML TRANSLATOR WITH OUTPUT ENABLE
SY100ELT982KITR MICREL

获取价格

PECL-TO-CML TRANSLATOR WITH OUTPUT ENABLE
SY100EP111U MICREL

获取价格

2.5 V/ 3.3V 1:10 DIFFERENTIAL LVPECL /LVECL/HSTL CLOCK DRIVER
SY100EP111U_11 MICREL

获取价格

2.5V/3.3V 1:10 DIFFERENTIAL LVPECL/LVECL/HSTL CLOCK DRIVER