5秒后页面跳转
SNJ54LVC573AWR PDF预览

SNJ54LVC573AWR

更新时间: 2024-11-04 21:13:43
品牌 Logo 应用领域
德州仪器 - TI 驱动输出元件逻辑集成电路
页数 文件大小 规格书
29页 1492K
描述
LVC/LCX/Z SERIES, 8-BIT DRIVER, TRUE OUTPUT, CDFP20, HERMETIC SEALED, CERAMIC, FP-20

SNJ54LVC573AWR 技术参数

生命周期:Obsolete零件包装代码:DFP
包装说明:DFP,针数:20
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.56其他特性:BROADSIDE VERSION OF 373
系列:LVC/LCX/ZJESD-30 代码:R-GDFP-F20
长度:10.16 mm负载电容(CL):50 pF
逻辑集成电路类型:BUS DRIVER位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DFP封装形状:RECTANGULAR
封装形式:FLATPACK传播延迟(tpd):8.4 ns
认证状态:Not Qualified筛选级别:MIL-PRF-38535
座面最大高度:2.45 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子形式:FLAT
端子节距:1.27 mm端子位置:DUAL
宽度:6.92 mmBase Number Matches:1

SNJ54LVC573AWR 数据手册

 浏览型号SNJ54LVC573AWR的Datasheet PDF文件第2页浏览型号SNJ54LVC573AWR的Datasheet PDF文件第3页浏览型号SNJ54LVC573AWR的Datasheet PDF文件第4页浏览型号SNJ54LVC573AWR的Datasheet PDF文件第5页浏览型号SNJ54LVC573AWR的Datasheet PDF文件第6页浏览型号SNJ54LVC573AWR的Datasheet PDF文件第7页 
SN54LVC573A, SN74LVC573A  
OCTAL TRANSPARENT D-TYPE LATCHES  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCAS300RJANUARY 1993REVISED SEPTEMBER 2005  
FEATURES  
Operate From 1.65 V to 3.6 V  
Inputs Accept Voltages to 5.5 V  
Max tpd of 6.9 ns at 3.3 V  
Ioff Supports Partial-Power-Down Mode  
Operation  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
Typical VOLP (Output Ground Bounce) <0.8 V  
at VCC = 3.3 V, TA = 25°C  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
Typical VOHV (Output VOH Undershoot) >2 V at  
VCC = 3.3 V, TA = 25°C  
Support Mixed-Mode Signal Operation on All  
Ports (5-V Input/Output Voltage With 3.3-V  
– 1000-V Charged-Device Model (C101)  
xxxxx  
VCC  
)
SN54LVC573A . . . J OR W PACKAGE  
SN74LVC573A . . . DB, DGV, DW, N,  
NS, OR PW PACKAGE  
SN74LVC573A . . . RGY PACKAGE  
(TOP VIEW)  
SN54LVC573A . . . FK PACKAGE  
(TOP VIEW)  
(TOP VIEW)  
1
20  
OE  
1D  
V
CC  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
3
9
2
1 20 19  
18  
2Q  
3Q  
4Q  
5Q  
3D  
4D  
5D  
6D  
7D  
2
3
4
5
6
7
8
9
19  
18  
17  
16  
15  
14  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
4
5
6
7
8
1Q  
2Q  
3Q  
4Q  
5Q  
6Q  
7Q  
8Q  
LE  
17  
16  
15  
2D  
3D  
4D  
5D  
14 6Q  
10 11 12 13  
6D  
13 7Q  
12  
7D  
8D  
GND  
8Q  
10  
11  
DESCRIPTION/ORDERING INFORMATION  
The SN54LVC573A octal transparent D-type latch is designed for 2.7-V to 3.6-V VCC operation, and the  
SN74LVC573A octal transparent D-type latch is designed for 1.65-V to 3.6-V VCC operation.  
These devices feature 3-state outputs designed specifically for driving highly capacitive or relatively  
low-impedance loads. They are particularly suitable for implementing buffer registers, input/output (I/O) ports,  
bidirectional bus drivers, and working registers.  
While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q  
outputs are latched at the logic levels at the D inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high or  
low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the  
bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines  
without interface or pullup components.  
OE does not affect the internal operations of the latches. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the  
outputs, preventing damaging current backflow through the device when it is powered down.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1993–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
On products compliant to MIL-PRF-38535, all parameters are  
Instruments standard warranty. Production processing does not  
tested unless otherwise noted. On all other products, production  
necessarily include testing of all parameters.  
processing does not necessarily include testing of all parameters.  

与SNJ54LVC573AWR相关器件

型号 品牌 获取价格 描述 数据表
SNJ54LVC574AFK TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54LVC574AJ TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54LVC574AW TI

获取价格

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54LVC652AFK TI

获取价格

OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS 28-LCCC -55 to 125
SNJ54LVC74AFK TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SNJ54LVC74AJ TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SNJ54LVC74AW TI

获取价格

DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH CLEAR AND PRESET
SNJ54LVC86AFK TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SNJ54LVC86AJ TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SNJ54LVC86AW TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES