5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 总线驱动器/收发器> SNJ54LVCH245AFK
SNJ54LVCH245AFK PDF预览

SNJ54LVCH245AFK

更新时间： 2024-11-04 05:16:51
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
27页 1093K
描述
OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SNJ54LVCH245AFK 技术参数

生命周期：Active零件包装代码：QLCC
包装说明：QCCN, LCC20,.35SQ针数：20
Reach Compliance Code：not_compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.27
其他特性：WITH DIRECTION CONTROL控制类型：COMMON CONTROL
计数方向：BIDIRECTIONAL系列：LVC/LCX/Z
JESD-30 代码：S-CQCC-N20长度：8.89 mm
逻辑集成电路类型：BUS TRANSCEIVER最大I（ol）：0.024 A
位数：8功能数量：1
端口数量：2端子数量：20
最高工作温度：125 °C最低工作温度：-55 °C
输出特性：3-STATE输出极性：TRUE
封装主体材料：CERAMIC, METAL-SEALED COFIRED封装代码：QCCN
封装等效代码：LCC20,.35SQ封装形状：SQUARE
封装形式：CHIP CARRIER包装方法：TUBE
峰值回流温度（摄氏度）：NOT SPECIFIED电源：3.3 V
最大电源电流（ICC）：0.01 mAProp。Delay @ Nom-Sup：7 ns
传播延迟（tpd）：8 ns认证状态：Not Qualified
施密特触发器：No筛选级别：MIL-PRF-38535
座面最大高度：2.03 mm子类别：Bus Driver/Transceivers
最大供电电压 (Vsup)：3.6 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：2.7 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子形式：NO LEAD端子节距：1.27 mm
端子位置：QUAD处于峰值回流温度下的最长时间：NOT SPECIFIED
翻译：N/A宽度：8.89 mm
Base Number Matches：1

SNJ54LVCH245AFK 数据手册

 浏览型号SNJ54LVCH245AFK的Datasheet PDF文件第2页浏览型号SNJ54LVCH245AFK的Datasheet PDF文件第3页浏览型号SNJ54LVCH245AFK的Datasheet PDF文件第4页浏览型号SNJ54LVCH245AFK的Datasheet PDF文件第5页浏览型号SNJ54LVCH245AFK的Datasheet PDF文件第6页浏览型号SNJ54LVCH245AFK的Datasheet PDF文件第7页 
SN54LVCH245A, SN74LVCH245A  
OCTAL BUS TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
www.ti.com  
SCES008O–JULY 1995–REVISED DECEMBER 2005  
FEATURES  
•
•
•
•
Operate From 1.65 V to 3.6 V  
Inputs Accept Voltages to 5.5 V  
Max tpd of 6.3 ns at 3.3 V  
•
•
•
•
Ioff Supports Partial-Power-Down Mode  
Operation  
Bus Hold on Data Inputs Eliminates the Need  
for External Pullup/Pulldown Resistors  
Typical VOLP (Output Ground Bounce)  
<0.8 V at VCC = 3.3 V, TA = 25°C  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
•
•
Typical VOHV (Output VOH Undershoot)  
>2 V at VCC = 3.3 V, TA = 25°C  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
Support Mixed-Mode Signal Operation on All  
Ports (5-V Input/Output Voltage With  
3.3-V VCC  
)
SN54LVCH245A . . . J OR W PACKAGE  
SN74LVCH245A . . . DB, DGV, DW, NS,  
OR PW PACKAGE  
SN74LVCH245A . . . RGY PACKAGE  
(TOP VIEW)  
SN54LVCH245A . . . FK PACKAGE  
(TOP VIEW)  
(TOP VIEW)  
1
20  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
DIR  
A1  
A2  
A3  
A4  
V
CC  
3
2
1
20 19  
18  
B1  
B2  
B3  
B4  
B5  
A3  
A4  
A5  
A6  
A7  
4
5
6
7
8
2
3
4
5
6
7
8
9
19  
18  
17  
16  
15  
14  
13  
12  
A1  
A2  
A3  
A4  
A5  
A6  
A7  
A8  
OE  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
OE  
B1  
B2  
B3  
B4  
B5  
B6  
B7  
B8  
17  
16  
15  
14  
A5  
A6  
A7  
A8  
9
10 11 12 13  
10  
11  
GND  
DESCRIPTION/ORDERING INFORMATION  
The SN54LVCH245A octal bus transceiver is designed for 2.7-V to 3.6-V VCC operation, and the  
SN74LVCH245A octal bus transceiver is designed for 1.65-V to 3.6-V VCC operation.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators  
in a mixed 3.3-V/5-V system environment.  
These devices are designed for asynchronous communication between data buses. These devices transmit data  
from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control  
(DIR) input. The output-enable (OE) input can be used to disable the device so the buses are effectively isolated.  
These devices are fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the  
outputs, preventing damaging current backflow through the devices when they are powered down.  
To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pullup  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level. Use of pullup or  
pulldown resistors with the bus-hold circuitry is not recommended. The bus-hold circuitry is part of the input  
circuit and is not disabled by OE or DIR.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 1995–2005, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
On products compliant to MIL-PRF-38535, all parameters are  
Instruments standard warranty. Production processing does not  
tested unless otherwise noted. On all other products, production  
necessarily include testing of all parameters.  
processing does not necessarily include testing of all parameters.  
1234567...27

中文翻译

下载PDF

SNJ54LVCH245AFK 替代型号

型号 品牌 替代类型 描述 数据表
5962-9754301V2A TI

完全替代

 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
5962-9754301Q2A TI

完全替代

 OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

与SNJ54LVCH245AFK相关器件

型号 品牌 获取价格 描述 数据表
SNJ54LVCH245AJ TI

获取价格

 		OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SNJ54LVCH245AW TI

获取价格

 		OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SNJ54LVT162244AWD TI

获取价格

 		3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SNJ54LVT162245AWD TI

获取价格

 		3.3V ABT 16 BIT BUS TRANSCEIVERS WITH 3 STATE OUTPUTS
SNJ54LVT16244BWD TI

获取价格

 		3.3-V ABT 16-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SNJ54LVT16245BWD TI

获取价格

 		3.3-V ABT 16 BIT BUS TRANSCEIVERS WITH 3 STATE OUTPUTS
SNJ54LVT16646WD TI

获取价格

 		3.3V ABT 16 BIT BUS TRANSCEIVERS AND REGISTERS WITH 3 STATE OUTPUTS
SNJ54LVT182504HV TI

获取价格

 		LVT SERIES, 20-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, CQFP68
SNJ54LVT18504HV TI

获取价格

 		LVT SERIES, 20-BIT BOUNDARY SCAN REG TRANSCEIVER, TRUE OUTPUT, CQFP68
SNJ54LVT243FK TI

获取价格

 		LVT SERIES, 4-BIT TRANSCEIVER, TRUE OUTPUT, CQCC20

与SNJ54LVCH245AFK相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证