ꢀ
ꢁ
ꢓ
ꢂ
ꢃ
ꢄ
ꢒ
ꢅ
ꢆ
ꢑ
ꢇ
ꢒ
ꢂ
ꢃ
ꢆ
ꢈ
ꢉ
ꢑ
ꢀ
ꢍ
ꢁ
ꢁ
ꢊ
ꢀ
ꢃ
ꢐ
ꢄ
ꢒ
ꢅ
ꢔ
ꢆ
ꢅ
ꢇ
ꢒ
ꢂ
ꢑ
ꢃ
ꢈ
ꢀ
ꢀ
ꢈ
ꢋ
ꢈ
ꢌ
ꢅ
ꢍ
ꢎ
ꢆ
ꢏ
ꢐ
ꢆ
ꢍ
ꢄ
ꢑ
ꢒ
ꢔ
ꢀ
ꢆ ꢕ
ꢖ ꢔꢆ ꢇ ꢈ ꢌꢀꢆꢍꢆ ꢒ ꢏ ꢗꢆ ꢘ ꢗꢆ
SCBS704F − AUGUST 1997 − REVISED OCTOBER 2003
D
Support Mixed-Mode Signal Operation
(5-V Input and Output Voltages With
D
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
3.3-V V
)
CC
D
D
D
Typical V
<0.8 V at V
(Output Ground Bounce)
D
D
Latch-Up Performance Exceeds 500 mA Per
JESD 17
OLP
CC
= 3.3 V, T = 25°C
A
Support Unregulated Battery Operation
Down to 2.7 V
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
I
and Power-Up 3-State Support Hot
off
Insertion
SN54LVTH543 . . . FK PACKAGE
(TOP VIEW)
SN54LVTH543 . . . JT OR W PACKAGE
SN74LVTH543 . . . DB, DGV, DW, NS, OR PW PACKAGE
(TOP VIEW)
1
24
23
22
21
20
19
18
17
16
15
14
13
LEBA
OEBA
A1
V
CC
CEBA
2
4
3
2
1 28 27 26
25
3
B1
B2
B3
B4
B5
B6
B7
B8
A2
A3
A4
NC
A5
A6
A7
B2
B3
B4
5
6
7
8
9
4
A2
A3
A4
A5
A6
A7
A8
24
23
5
6
22 NC
21 B5
20 B6
19 B7
7
8
10
11
9
10
11
12
12 13 14 15 16 17 18
CEAB
GND
LEAB
OEAB
NC − No internal connection
description/ordering information
These octal transceivers are designed specifically for low-voltage (3.3-V) V
to provide a TTL interface to a 5-V system environment.
operation, but with the capability
CC
ORDERING INFORMATION
ORDERABLE
TOP-SIDE
MARKING
†
PACKAGE
T
A
PART NUMBER
SN74LVTH543DW
SN74LVTH543DWR
SN74LVTH543NSR
SN74LVTH543DBR
SN74LVTH543PW
SN74LVTH543PWR
SN74LVTH543DGVR
SNJ54LVTH543JT
SNJ54LVTH543W
SNJ54LVTH543FK
Tube
SOIC − DW
LVTH543
Tape and reel
Tape and reel
Tape and reel
Tube
SOP − NS
LVTH543
LXH543
SSOP − DB
−40°C to 85°C
−55°C to 125°C
TSSOP − PW
LXH543
Tape and reel
Tape and reel
Tube
TVSOP − DGV
CDIP − JT
LXH543
SNJ54LVTH543JT
SNJ54LVTH543W
SNJ54LVTH543FK
CFP − W
Tube
LCCC − FK
Tube
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines
are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2003, Texas Instruments Incorporated
ꢗ ꢁ ꢄꢒꢀꢀ ꢏ ꢆꢇ ꢒꢑꢖ ꢔꢀ ꢒ ꢁ ꢏꢆꢒꢕ ꢙꢚ ꢛꢜ ꢝꢞꢟ ꢠꢡꢢ ꢣꢙ ꢟꢞ ꢣꢙꢤ ꢛꢣꢜ ꢘꢑ ꢏ ꢕ ꢗ ꢐꢆ ꢔꢏ ꢁ
ꢙ
ꢕ
ꢍ
ꢆ
ꢍ
ꢛ
ꢣ
ꢥ
ꢞ
ꢦ
ꢡ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢟ
ꢠ
ꢦ
ꢦ
ꢢ
ꢣ
ꢙ
ꢤ
ꢜ
ꢞ
ꢥ
ꢧ
ꢠ
ꢨ
ꢩ
ꢛ
ꢟ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢝ
ꢤ
ꢢ
ꢋ
ꢘ
ꢦ
ꢞ
ꢝ
ꢠ
ꢟ
ꢙ
ꢜ
ꢟ
ꢞ
ꢣ
ꢥ
ꢞ
ꢦ
ꢡ
ꢙ
ꢞ
ꢜ
ꢧ
ꢢ
ꢟ
ꢛ
ꢥ
ꢛ
ꢟ
ꢤ
ꢙ
ꢛ
ꢞ
ꢣ
ꢜ
ꢧ
ꢢ
ꢦ
ꢙ
ꢚ
ꢢ
ꢙ
ꢢ
ꢦ
ꢡ
ꢜ
ꢞ
ꢥ
ꢆ
ꢢ
ꢪ
ꢤ
ꢜ
ꢔ
ꢣ
ꢜ
ꢙ
ꢦ
ꢠ
ꢡ
ꢢ
ꢣ
ꢙ
ꢜ
ꢜ
ꢙ
ꢤ
ꢣ
ꢝ
ꢤ
ꢦ
ꢝ
ꢫ
ꢤ
ꢦ
ꢦ
ꢤ
ꢣ
ꢙ
ꢬ
ꢋ
ꢘ
ꢦ
ꢞ
ꢝ
ꢠ
ꢟ
ꢙ
ꢛ
ꢞ
ꢣ
ꢧꢤ ꢦ ꢤ ꢡ ꢢ ꢙ ꢢ ꢦ ꢜ ꢋ
ꢧ
ꢦ
ꢞ
ꢟ
ꢢ
ꢜ
ꢜ
ꢛ
ꢣ
ꢭ
ꢝ
ꢞ
ꢢ
ꢜ
ꢣ
ꢞ
ꢙ
ꢣ
ꢢ
ꢟ
ꢢ
ꢜ
ꢜ
ꢤ
ꢦ
ꢛ
ꢩ
ꢬ
ꢛ
ꢣ
ꢟ
ꢩ
ꢠ
ꢝ
ꢢ
ꢙ
ꢢ
ꢜ
ꢙ
ꢛ
ꢣ
ꢭ
ꢞ
ꢥ
ꢤ
ꢩ
ꢩ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265