5秒后页面跳转
捷配首页

Datasheet > SN74LVT16543DLG4
SN74LVT16543DLG4 PDF预览

SN74LVT16543DLG4

更新时间： 2024-11-19 02:58:51
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
8页 147K
描述
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74LVT16543DLG4 数据手册

 浏览型号SN74LVT16543DLG4的Datasheet PDF文件第2页浏览型号SN74LVT16543DLG4的Datasheet PDF文件第3页浏览型号SN74LVT16543DLG4的Datasheet PDF文件第4页浏览型号SN74LVT16543DLG4的Datasheet PDF文件第5页浏览型号SN74LVT16543DLG4的Datasheet PDF文件第6页浏览型号SN74LVT16543DLG4的Datasheet PDF文件第7页 
SN54LVT16543, SN74LVT16543  
3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS  
WITH 3-STATE OUTPUTS  
SCBS148C – MAY 1992 – REVISED JULY 1995  
SN54LVT16543 . . . WD PACKAGE  
SN74LVT16543 . . . DGG OR DL PACKAGE  
(TOP VIEW)  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Design for 3.3-V  
Operation and Low-Static Power  
Dissipation  
1OEAB  
1LEAB  
1CEAB  
GND  
1OEBA  
1LEBA  
1CEBA  
GND  
1B1  
1B2  
1
2
3
4
5
6
7
8
9
56  
55  
54  
53  
52  
51  
50  
49  
48  
Members of the Texas Instruments  
Widebus Family  
Support Mixed-Mode Signal Operation (5-V  
Input and Output Voltages With 3.3-V V  
)
1A1  
1A2  
CC  
Support Unregulated Battery Operation  
Down to 2.7 V  
V
V
CC  
CC  
1A3  
1A4  
1B3  
1B4  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
= 3.3 V, T = 25°C  
CC  
A
1A5 10  
47 1B5  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883C, Method 3015; Exceeds  
200 V Using Machine Model  
(C = 200 pF, R = 0)  
GND  
1A6  
GND  
1B6  
11  
12  
46  
45  
1A7 13  
1A8 14  
2A1 15  
2A2 16  
2A3 17  
GND 18  
2A4 19  
2A5 20  
2A6 21  
44 1B7  
43 1B8  
42 2B1  
41 2B2  
40 2B3  
39 GND  
38 2B4  
37 2B5  
36 2B6  
Latch-Up Performance Exceeds 500 mA  
Per JEDEC Standard JESD-17  
Bus-Hold Data Inputs Eliminate the Need  
for External Pullup Resistors  
Support Live Insertion  
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
CC  
V
22  
35  
V
CC  
CC  
Flow-Through Architecture Optimizes  
PCB Layout  
2A7 23  
34 2B7  
2A8 24  
33 2B8  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
Using 25-mil Center-to-Center Spacings  
GND 25  
32 GND  
31 2CEBA  
30 2LEBA  
29 2OEBA  
2CEAB 26  
2LEAB 27  
2OEAB 28  
description  
The ’LVT16543 are 16-bit registered transceivers designed for low-voltage (3.3-V) V  
operation, but with the  
CC  
capability to provide a TTL interface to a 5-V system environment. These devices can be used as two 8-bit  
transceivers or one 16-bit transceiver. Separate latch-enable (LEAB or LEBA) and output-enable (OEAB or  
OEBA) inputs are provided for each register to permit independent control in either direction of data flow.  
The A-to-B enable (CEAB) input must be low in order to enter data from A or to output data from B. If CEAB  
is low and LEAB is low, the A-to-B latches are transparent; a subsequent low-to-high transition of LEAB puts  
the A latches in the storage mode. With CEAB and OEAB both low, the 3-state B outputs are active and reflect  
the data present at the output of the A latches. Data flow from B to A is similar but requires using the CEBA,  
LEBA, and OEBA inputs.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments Incorporated.  
Copyright 1995, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
12345678

中文翻译

下载PDF

与SN74LVT16543DLG4相关器件

型号 品牌 获取价格 描述 数据表
SN74LVT16543DLR TI

获取价格

 		3.3-V ABT 16-Bit Registered Transceivers With 3-State Outputs 56-SSOP -40 to 85
SN74LVT16543DLRG4 TI

获取价格

 		3.3-V ABT 16-Bit Registered Transceivers With 3-State Outputs 56-SSOP -40 to 85
SN74LVT16601DGGR TI

获取价格

 		LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74LVT16601DL TI

获取价格

 		LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74LVT16611DGG TI

获取价格

 		LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74LVT16611DGGR TI

获取价格

 		LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74LVT16611DLR TI

获取价格

 		LVT SERIES, 18-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74LVT16615DGG TI

获取价格

 		LVT SERIES, 17-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74LVT16615DL TI

获取价格

 		LVT SERIES, 17-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56
SN74LVT16615DLR TI

获取价格

 		LVT SERIES, 17-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO56

与SN74LVT16543DLG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证