SN74LVC1G04
SINGLE INVERTER GATE
www.ti.com
SCES214S–APRIL 1999–REVISED OCTOBER 2005
FEATURES
•
Available in the Texas Instruments
NanoStar™ and NanoFree™ Packages
•
•
•
Ioff Supports Partial-Power-Down Mode
Operation
•
•
•
•
•
Supports 5-V VCC Operation
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
Inputs Accept Voltages to 5.5 V
Max tpd of 3.3 ns at 3.3 V
ESD Protection Exceeds JESD 22
– 2000-V Human-Body Model (A114-A)
– 200-V Machine Model (A115-A)
Low Power Consumption, 10-µA Max ICC
±24-mA Output Drive at 3.3 V
– 1000-V Charged-Device Model (C101)
DBV PACKAGE
(TOP VIEW)
DCK PACKAGE
(TOP VIEW)
DRL PACKAGE
(TOP VIEW)
NC
A
V
Y
1
2
3
5
1
2
3
5
NC
A
V
CC
CC
1
2
3
5
NC
A
V
Y
CC
4
GND
Y
4
GND
4
GND
YEA, YEP, YZA, OR YZP PACKAGE
(BOTTOM VIEW)
YZV PACKAGE
(BOTTOM VIEW)
3
4
2
3
Y
Y
V
GND
A
GND
A
2
1
1
4
CC
5
DNU
V
CC
DNU − Do not use
See mechanical drawings for dimensions.
DESCRIPTION/ORDERING INFORMATION
This single inverter gate is designed for 1.65-V to 5.5-V VCC operation.
The SN74LVC1G04 performs the Boolean function Y = A.
NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the
die as the package.
This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs,
preventing damaging current backflow through the device when it is powered down.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoStar, NanoFree are trademarks of Texas Instruments.
PRODUCTION DATA information is current as of publication date.
Copyright © 1999–2005, Texas Instruments Incorporated
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.