SN74LVC112ADR

更新时间： 2024-11-05 23:06:23

品牌	Logo	应用领域
德州仪器 - TI		触发器
页数	文件大小	规格书
13页	289K
描述
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

SN74LVC112ADR 数据手册

SN74LVC112A

DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP

WITH CLEAR AND PRESET

www.ti.com

SCAS289L–JANUARY 1993–REVISED AUGUST 2005

FEATURES

D, DB, DGV, NS, OR PW PACKAGE

(TOP VIEW)

•

Operates From 1.65 V to 3.6 V

Inputs Accept Voltages to 5.5 V

Max t_pdof 4.8 ns at 3.3 V

1CLK

1CLR

2CLR

2CLK

Typical V_OLP(Output Ground Bounce)

<0.8 V at V_CC= 3.3 V, T_A= 25°C

1PRE

•

Typical V_OHV(Output V_OHUndershoot)

>2 V at V_CC= 3.3 V, T_A= 25°C

12 2K

Latch-Up Performance Exceeds 250 mA Per

JESD 17

2PRE

GND

ESD Protection Exceeds JESD 22

– 2000-V Human-Body Model (A114-A)

– 200-V Machine Model (A115-A)

– 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This dual negative-edge-triggered J-K flip-flop is designed for 1.65-V to 3.6-V V_CCoperation.

A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the

other inputs. When PRE and CLR are inactive (high), data at the J and K inputs meeting the setup-time

requirements is transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs

at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval,

data at the J and K inputs can be changed without affecting the levels at the outputs. The SN74LVC112A can

perform as a toggle flip-flop by tying J and K high.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators

in a mixed 3.3-V/5-V system environment.

ORDERING INFORMATION

T_A

PACKAGE⁽¹⁾

ORDERABLE PART NUMBER

TOP-SIDE MARKING

Tube of 40

SN74LVC112AD

SOIC – D

Reel of 2500 SN74LVC112ADR

Reel of 250 SN74LVC112ADT

LVC112A

SOP – NS

Reel of 2000 SN74LVC112ANSR

Reel of 2000 SN74LVC112ADBR

LVC112A

LC112A

–40°C to 85°C

SSOP – DB

Tube of 90

Reel of 2000 SN74LVC112APWR

Reel of 250 SN74LVC112APWT

Reel of 2000 SN74LVC112ADGVR

SN74LVC112APW

TSSOP – PW

TVSOP – DGV

LC112A

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at

www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas

Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of the Texas

Instruments standard warranty. Production processing does not

necessarily include testing of all parameters.

12 3 4 5 6 7...13

中文翻译

下载PDF

SN74LVC112ADR 替代型号

型号	品牌	替代类型	描述	数据表
SN74LVC112ADG4	TI	完全替代	Dual Negative-Edge-Triggered J-K Flip-Flop With Clear And Preset 16-SOIC -40 to 125
SN74LVC112ADBR	TI	完全替代	DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112AD	TI	类似代替	DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

与SN74LVC112ADR相关器件

型号	品牌	获取价格	描述	数据表
SN74LVC112ADRE4	TI	获取价格	DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112ADT	TI	获取价格	DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112ADTE4	TI	获取价格	DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112ANSR	TI	获取价格	DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112ANSRE4	TI	获取价格	DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112ANSRG4	TI	获取价格	LVC/LCX/Z SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
SN74LVC112APW	TI	获取价格	DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112APWE4	TI	获取价格	DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC112APWG4	TI	获取价格	LVC/LCX/Z SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
SN74LVC112APWLE	TI	获取价格	DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

与SN74LVC112ADR相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

14
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

12
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

36
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

33

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC112ADR

SN74LVC112ADR 数据手册

SN74LVC112ADR 替代型号

与SN74LVC112ADR相关器件

与SN74LVC112ADR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LVC112ADR

SN74LVC112ADR 数据手册

SN74LVC112ADR 替代型号

与SN74LVC112ADR相关器件

与SN74LVC112ADR相关文章

您还可以找

您在本页遇到什么问题？