SN74LV174DR

更新时间： 2024-11-21 09:13:31

品牌	Logo	应用领域
德州仪器 - TI		触发器
页数	文件大小	规格书
8页	155K
描述
HEX D-TYPE FLIP-FLOPS WITH CLEAR

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74LV174DR 数据手册

SN54LV174, SN74LV174

HEX D-TYPE FLIP-FLOPS

WITH CLEAR

SCLS192B – FEBRUARY 1993 – REVISED APRIL 1996

SN54LV174 . . . J OR W PACKAGE

SN74LV174 . . . D, DB, OR PW PACKAGE

(TOP VIEW)

EPIC (Enhanced-Performance Implanted

CMOS) 2-µ Process

Typical V

< 0.8 V at V , T = 25°C

(Output Ground Bounce)

OLP

CLR

Typical V

> 2 V at V , T = 25°C

(Output V

Undershoot)

CLK

OHV

ESD Protection Exceeds 2000 V Per

MIL-STD-883C, Method 3015; Exceeds

200 V Using Machine Model

(C = 200 pF, R = 0)

GND

Latch-Up Performance Exceeds 250 mA

Per JEDEC Standard JESD-17

Package Options Include Plastic

Small-Outline (D), Shrink Small-Outline

(DB), Thin Shrink Small-Outline (PW),

Ceramic Flat (W) Packages, Chip Carriers

(FK), and (J) 300-mil DIPs

SN54LV174 . . . FK PACKAGE

(TOP VIEW)

20 19

18 6D

description

These hex D-type flip-flops are designed for 2.7-V

to 5.5-V V operation.

The ’LV174 are monolithic positive-edge-

triggered flip-flops with a direct clear (CLR) input.

Information at the data (D) inputs meeting the

setup time requirements is transferred to the

outputs on the positive-going edge of the clock

pulse. Clock triggering occurs at a particular

9 10 11 12 13

NC – No internal connection

voltage level and is not directly related to the transition time of the positive-going edge of the clock pulse. When

the clock (CLK) input is at either the high or low level, the D-input signal has no effect at the output.

The SN74LV174 is available in TI’s shrink small-outline package (DB), which provides the same I/O pin count

and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LV174 is characterized for operation over the full military temperature range of –55°C to 125°C. The

SN74LV174 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE

INPUTS

OUTPUT

CLR

CLK

↑

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

UNLESS OTHERWISE NOTED this document contains PRODUCTION

DATA information current as of publication date. Products conform to

specifications per the terms of Texas Instruments standard warranty.

Production processing does not necessarily include testing of all

parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7 8

中文翻译

下载PDF

与SN74LV174DR相关器件

型号	品牌	获取价格	描述	数据表
SN74LV174PW	TI	获取价格	HEX D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV174PWLE	TI	获取价格	HEX D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV175A	TI	获取价格	QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV175AD	TI	获取价格	QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV175ADB	TI	获取价格	QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV175ADBR	TI	获取价格	QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV175ADBRE4	TI	获取价格	QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV175ADBRG4	TI	获取价格	QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV175ADE4	TI	获取价格	QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR
SN74LV175ADG4	TI	获取价格	QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

与SN74LV174DR相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

29
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

21
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

50
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

48

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LV174DR

SN74LV174DR 数据手册

与SN74LV174DR相关器件

与SN74LV174DR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74LV174DR

SN74LV174DR 数据手册

与SN74LV174DR相关器件

与SN74LV174DR相关文章

您还可以找

您在本页遇到什么问题？