5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN74HSTL162822DGGR
SN74HSTL162822DGGR PDF预览

SN74HSTL162822DGGR

更新时间： 2024-11-03 13:13:51
品牌 Logo 应用领域
德州仪器 - TI 存储双倍数据速率
页数 文件大小 规格书
5页 78K
描述
暂无描述

阅读下载

中文翻译

获取价格

SN74HSTL162822DGGR 数据手册

 浏览型号SN74HSTL162822DGGR的Datasheet PDF文件第2页浏览型号SN74HSTL162822DGGR的Datasheet PDF文件第3页浏览型号SN74HSTL162822DGGR的Datasheet PDF文件第4页浏览型号SN74HSTL162822DGGR的Datasheet PDF文件第5页 
SN74HSTL162822  
14-BIT TO 28-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH  
SCES091A – DECEMBER 1996 – REVISED APRIL 1997  
DGG PACKAGE  
(TOP VIEW)  
Member of the Texas Instruments  
Widebus Family  
Inputs Meet JEDEC HSTL Standard  
JESD8-6  
1Q2  
2Q1  
1Q1  
GND  
D1  
2Q2  
1Q3  
GND  
2Q3  
1Q4  
1
64  
63  
62  
61  
60  
59  
58  
57  
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
2
All Outputs Have Equivalent 25-Ω Series  
Resistors  
3
4
Packaged in Plastic Thin Shrink  
Small-Outline Package  
5
D2  
D3  
V
6
CC  
2Q4  
1Q5  
GND  
2Q5  
1Q6  
7
description  
V
8
CC  
D4  
D5  
D6  
GND  
D7  
9
This 14-bit to 28-bit D-type latch is designed for  
3.15-V to 3.45-V V operation. HSTL levels are  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
CC  
expected on the inputs. LVTTL levels are driven  
on the Q outputs.  
V
CC  
2Q6  
1Q7  
GND  
2Q7  
2Q8  
GND  
1Q8  
2Q9  
All outputs are designed to sink up to 12 mA and  
include 25-Ω series resistors to reduce overshoot  
and undershoot.  
1LE  
V
CC  
V
REF  
GND  
The SN74HSTL162822 is particularly suitable for  
driving an address bus to two banks of memory.  
Each bank of 14 outputs is controlled with its own  
latch-enable (LE) input.  
GND  
2LE  
D8  
GND  
D9  
V
CC  
Each of the 14 data (D) inputs is tied to the inputs  
of two D-type latches, which provide true data at  
the outputs. While LE is low, the outputs (Q) of the  
corresponding 14 latches follow the D inputs.  
When LE is taken high, the Q outputs are latched  
at the levels set up at the D inputs.  
1Q9  
D10  
D11  
2Q10  
GND  
1Q10  
2Q11  
V
CC  
D12  
D13  
D14  
GND  
1Q14  
2Q14  
1Q13  
V
CC  
The SN74HSTL162822 is characterized for  
operation from –40°C to 90°C.  
1Q11  
2Q12  
GND  
1Q12  
2Q13  
FUNCTION TABLE  
INPUTS  
OUTPUT  
Q
LE  
D
H
L
L
L
H
L
†
Q
0
H
X
†
Output level before the  
indicated steady-state input  
conditions were established  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
12345

中文翻译

下载PDF

SN74HSTL162822DGGR 替代型号

型号 品牌 替代类型 描述 数据表
74HSTL162822DGGRE4 TI

类似代替

 TTL/H/L SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO64, PLASTIC, TSSOP-64
74HSTL162822DGGRG4 TI

功能相似

 TTL/H/L SERIES, LOW LEVEL TRIGGERED D LATCH, TRUE OUTPUT, PDSO64, GREEN, PLASTIC, TSSOP-64

与SN74HSTL162822DGGR相关器件

型号 品牌 获取价格 描述 数据表
SN74HSTL16918 TI

获取价格

 		9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH
SN74HSTL16918DGG TI

获取价格

 		9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH
SN74HSTL16919 TI

获取价格

 		9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS
SN74HSTL16919DGGR TI

获取价格

 		9-BIT TO 18-BIT HSTL-TO-LVTTL MEMORY ADDRESS LATCH WITH INPUT PULLUP RESISTORS
SN74L00J TI

获取价格

 		NAND Gate
SN74L00J-00 TI

获取价格

 		TTL/H/L SERIES, QUAD 2-INPUT NAND GATE, CDIP14
SN74L00J4 TI

获取价格

 		IC,LOGIC GATE,QUAD 2-INPUT NAND,L-TTL,DIP,14PIN,CERAMIC
SN74L00JP4 TI

获取价格

 		IC,LOGIC GATE,QUAD 2-INPUT NAND,L-TTL,DIP,14PIN,CERAMIC
SN74L00N1 TI

获取价格

 		NAND Gate
SN74L00N-10 TI

获取价格

 		TTL/H/L SERIES, QUAD 2-INPUT NAND GATE, PDIP14

与SN74HSTL162822DGGR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证