5秒后页面跳转
SN74HC112 PDF预览

SN74HC112

更新时间: 2024-10-31 23:03:11
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
7页 97K
描述
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

SN74HC112 数据手册

 浏览型号SN74HC112的Datasheet PDF文件第2页浏览型号SN74HC112的Datasheet PDF文件第3页浏览型号SN74HC112的Datasheet PDF文件第4页浏览型号SN74HC112的Datasheet PDF文件第5页浏览型号SN74HC112的Datasheet PDF文件第6页浏览型号SN74HC112的Datasheet PDF文件第7页 
SN54HC112, SN74HC112  
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS  
WITH CLEAR AND PRESET  
SCLS099C – DECEMBER 1982 – REVISED APRIL 1999  
SN54HC112 . . . J OR W PACKAGE  
SN74HC112 . . . D OR N PACKAGE  
(TOP VIEW)  
Package Options Include Plastic  
Small-Outline (D) and Ceramic Flat (W)  
Packages, Ceramic Chip Carriers (FK), and  
Standard Plastic (N) and Ceramic (J) DIPs  
1CLK  
1K  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
1CLR  
2CLR  
2CLK  
description  
1J  
1PRE  
1Q  
The ’HC112 devices contain two independent J-K  
negative-edge-triggered flip-flops. A low level at  
the preset (PRE) or clear (CLR) inputs sets or  
resets the outputs regardless of the levels of the  
other inputs. When PRE and CLR are inactive  
(high), data at the J and K inputs meeting the  
setup time requirements are transferred to the  
outputs on the negative-going edge of the clock  
(CLK) pulse. Clock triggering occurs at a voltage  
level and is not directly related to the rise time of  
CLK. Following the hold-time interval, data at the  
J and K inputs may be changed without affecting  
the levels at the outputs. These versatile flip-flops  
perform as toggle flip-flops by tying J and K high.  
12 2K  
11  
10  
9
1Q  
2J  
2Q  
2PRE  
2Q  
GND  
SN54HC112 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1
20 19  
18  
2CLR  
2CLK  
NC  
1J  
1PRE  
NC  
4
5
6
7
8
17  
16  
The SN54HC112 is characterized for operation  
over the full military temperature range of –55°C  
to 125°C. The SN74HC112 is characterized for  
operation from –40°C to 85°C.  
15 2K  
14  
9 10 11 12 13  
1Q  
2J  
1Q  
NC – No internal connection  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
PRE  
L
CLR  
H
CLK  
X
J
X
X
X
L
K
X
X
X
L
Q
H
L
Q
L
H
L
X
H
H
L
L
X
H
H
H
Q
Q
0
0
H
H
H
L
L
H
L
H
H
H
H
X
L
H
H
H
H
X
Toggle  
H
H
H
Q
Q
0
0
This configuration is unstable; that is, it does not persist  
when either PRE or CLR returns to its inactive (high) level.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1999, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74HC112 替代型号

型号 品牌 替代类型 描述 数据表
SN54HC112 TI

功能相似

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET

与SN74HC112相关器件

型号 品牌 获取价格 描述 数据表
SN74HC112D TI

获取价格

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC112D-00 TI

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
SN74HC112D3 TI

获取价格

暂无描述
SN74HC112DG4 TI

获取价格

Dual J-K Negative-Edge-Triggered Flip-Flops With Clear and Preset 16-SOIC -40 to 85
SN74HC112DR TI

获取价格

DUAL J-NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC112DRE4 ROCHESTER

获取价格

J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
SN74HC112DT TI

获取价格

DUAL J-NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET
SN74HC112DTE4 ROCHESTER

获取价格

J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
SN74HC112DTG4 TI

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, GR
SN74HC112FH ROCHESTER

获取价格

J-K Flip-Flop