5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN74GTLP2033DGGR
SN74GTLP2033DGGR PDF预览

SN74GTLP2033DGGR

更新时间： 2024-11-25 22:35:07
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
20页 364K
描述
8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND FEEDBACK PATH

阅读下载

中文翻译

获取价格

SN74GTLP2033DGGR 数据手册

 浏览型号SN74GTLP2033DGGR的Datasheet PDF文件第2页浏览型号SN74GTLP2033DGGR的Datasheet PDF文件第3页浏览型号SN74GTLP2033DGGR的Datasheet PDF文件第4页浏览型号SN74GTLP2033DGGR的Datasheet PDF文件第5页浏览型号SN74GTLP2033DGGR的Datasheet PDF文件第6页浏览型号SN74GTLP2033DGGR的Datasheet PDF文件第7页 
SN74GTLP2033  
8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER  
WITH SPLIT LVTTL PORT AND FEEDBACK PATH  
SCES352C – JUNE 2001 – REVISED SEPTEMBER 2001  
DGG OR DGV PACKAGE  
Member of the Texas Instruments  
Widebus Family  
(TOP VIEW)  
TI-OPC Circuitry Limits Ringing on  
Unevenly Loaded Backplanes  
IMODE1  
AI1  
IMODE0  
BIAS V  
B1  
GND  
OEAB  
B2  
ERC  
OEAB  
B3  
1
2
3
4
5
6
7
8
9
48  
47  
46  
45  
44  
43  
42  
41  
40  
CC  
OEC Circuitry Improves Signal Integrity  
and Reduces Electromagnetic Interference  
AO1  
GND  
AI2  
Bidirectional Interface Between GTLP  
Signal Levels and LVTTL Logic Levels  
AO2  
V
Split LVTTL Port Provides a Feedback Path  
for Control and Diagnostics Monitoring  
CC  
AI3  
AO3  
LVTTL Interfaces Are 5-V Tolerant  
GND 10  
AI4  
39 GND  
High-Drive GTLP Open-Drain Outputs  
(100 mA)  
CLKAB/LEAB  
B4  
11  
12  
38  
37  
AO4  
LVTTL Outputs (–24 mA/24 mA)  
AO5 13  
AI5 14  
36 B5  
Variable Edge-Rate Control (ERC) Input  
Selects GTLP Rise and Fall Times for  
Optimal Data-Transfer Rate and Signal  
Integrity in Distributed Loads  
35 CLKBA/LEBA  
34 GND  
GND 15  
AO6 16  
AI6 17  
33 B6  
32 OEBA  
V
18  
31  
V
I
, Power-Up 3-State, and BIAS V  
CC  
CC  
CC  
off  
AO7 19  
30 B7  
Support Live Insertion  
AI7 20  
29 LOOPBACK  
28 GND  
27 B8  
Distributed V and GND Pins Minimize  
High-Speed Switching Noise  
CC  
GND 21  
AO8 22  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
AI8 23  
26  
V
REF  
OMODE0 24  
25 OMODE1  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 1000-V Charged-Device Model (C101)  
description  
The SN74GTLP2033 is a high-drive, 8-bit, three-wire registered transceiver that provides inverted  
LVTTL-to-GTLP and GTLP-to-LVTTL signal-level translation. The device allows for transparent, latched, and  
flip-flop modes of data transfer with separate LVTTL input and LVTTL output pins, which provides a feedback  
path for control and diagnostics monitoring, the same functionality as the SN74FB2033. The device provides  
ahigh-speedinterfacebetweencardsoperatingatLVTTLlogiclevelsandabackplaneoperatingatGTLPsignal  
levels. High-speed (about three times faster than standard LVTTL or TTL) backplane operation is a direct result  
of GTLP’s reduced output swing (<1 V), reduced input threshold levels, improved differential input, OEC  
circuitry, and TI-OPC circuitry. Improved GTLP OEC and TI-OPC circuits minimize bus-settling time and have  
been designed and tested using several backplane models. The high drive allows incident-wave switching in  
heavily loaded backplanes with equivalent load impedance down to 11 Ω.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
OEC, TI-OPC, and Widebus are trademarks of Texas Instruments.  
Copyright 2001, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...20

中文翻译

下载PDF

与SN74GTLP2033DGGR相关器件

型号 品牌 获取价格 描述 数据表
SN74GTLP2033DGVR TI

获取价格

 		8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
SN74GTLP2033GQLR TI

获取价格

 		8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
SN74GTLP2033ZQLR TI

获取价格

 		IC GTLP SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PBGA56, GREEN, PLASTIC, VFB
SN74GTLP2034 TI

获取价格

 		8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
SN74GTLP2034DGGR TI

获取价格

 		8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
SN74GTLP2034DGVR TI

获取价格

 		8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
SN74GTLP2034GQLR TI

获取价格

 		8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
SN74GTLP2034ZQLR TI

获取价格

 		8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
SN74GTLP21395 TI

获取价格

 		TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDB
SN74GTLP21395DGVR TI

获取价格

 		TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDB

与SN74GTLP2033DGGR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证