5秒后页面跳转
SN74GTLP21395GQNR PDF预览

SN74GTLP21395GQNR

更新时间: 2024-11-26 03:03:55
品牌 Logo 应用领域
德州仪器 - TI 总线收发器
页数 文件大小 规格书
21页 435K
描述
TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY

SN74GTLP21395GQNR 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:BGA包装说明:VFBGA, BGA20,4X5,25
针数:20Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:8.15
控制类型:INDEPENDENT CONTROL计数方向:BIDIRECTIONAL
系列:GTLPJESD-30 代码:R-PBGA-B20
长度:4 mm逻辑集成电路类型:BUS TRANSCEIVER
最大I(ol):0.1 A位数:1
功能数量:2端口数量:2
端子数量:20最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:CONFIGURABLE封装主体材料:PLASTIC/EPOXY
封装代码:VFBGA封装等效代码:BGA20,4X5,25
封装形状:RECTANGULAR封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 V最大电源电流(ICC):20 mA
传播延迟(tpd):10.4 ns认证状态:Not Qualified
座面最大高度:1 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):3.45 V最小供电电压 (Vsup):3.15 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:BALL端子节距:0.65 mm
端子位置:BOTTOM处于峰值回流温度下的最长时间:NOT SPECIFIED
翻译:GTLP & LVTTL宽度:3 mm
Base Number Matches:1

SN74GTLP21395GQNR 数据手册

 浏览型号SN74GTLP21395GQNR的Datasheet PDF文件第2页浏览型号SN74GTLP21395GQNR的Datasheet PDF文件第3页浏览型号SN74GTLP21395GQNR的Datasheet PDF文件第4页浏览型号SN74GTLP21395GQNR的Datasheet PDF文件第5页浏览型号SN74GTLP21395GQNR的Datasheet PDF文件第6页浏览型号SN74GTLP21395GQNR的Datasheet PDF文件第7页 
SN74GTLP21395  
TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS  
WITH SPLIT LVTTL PORT, FEEDBACK PATH, AND SELECTABLE POLARITY  
SCES350C – JUNE 2001 – REVISED NOVEMBER 2001  
DGV, DW, OR PW PACKAGE  
TI-OPC Circuitry Limits Ringing on  
Unevenly Loaded Backplanes  
(TOP VIEW)  
OEC Circuitry Improves Signal Integrity  
and Reduces Electromagnetic Interference  
1Y  
1T/C  
2Y  
1OEBY  
2T/C  
2OEBY  
GND  
1B  
ERC  
2B  
GND  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
Bidirectional Interface Between GTLP  
Signal Levels and LVTTL Logic Levels  
GND  
1OEAB  
Split LVTTL Port Provides a Feedback Path  
for Control and Diagnostics Monitoring  
V
CC  
1A  
GND  
2A  
2OEAB  
Y Outputs Have Equivalent 26-Series  
Resistors, So No External Resistors Are  
Required  
V
REF  
BIAS V  
CC  
LVTTL Interfaces Are 5-V Tolerant  
High-Drive GTLP Outputs (100 mA)  
LVTTL Outputs (–12 mA/12 mA)  
Variable Edge-Rate Control (ERC) Input  
Selects GTLP Rise and Fall Times for  
Optimal Data-Transfer Rate and Signal  
Integrity in Distributed Loads  
I
, Power-Up 3-State, and BIAS V  
CC  
off  
Support Live Insertion  
Polarity Control Selects True or  
Complementary Outputs  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Protection Exceeds JESD 22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
– 1000-V Charged-Device Model (C101)  
description  
The SN74GTLP21395 is two 1-bit, high-drive, 3-wire bus transceivers that provide LVTTL-to-GTLP and  
GTLP-to-LVTTL signal-level translation for applications, such as primary and secondary clocks, that require  
individual output-enable and true/complement controls. The device allows for transparent and inverted  
transparent modes of data transfer with separate LVTTL input and LVTTL output pins, which provide a feedback  
path for control and diagnostics monitoring. The device provides a high-speed interface between cards  
operating at LVTTL logic levels and a backplane operating at GTLP signal levels and is designed especially to  
work with the Texas Instruments 3.3-V 1394 backplane physical-layer controller. High-speed (about three times  
faster than standard LVTTL or TTL) backplane operation is a direct result of GTLP reduced output swing (<1 V),  
reduced input threshold levels, improved differential input, OEC circuitry, and TI-OPC circuitry. Improved  
GTLP OEC and TI-OPC circuitry minimizes bus settling time, and have been designed and tested using several  
backplane models. The high drive allows incident-wave switching in heavily loaded backplanes, with equivalent  
load impedance down to 11 .  
The Y outputs, which are designed to sink up to 12 mA, include equivalent 26-resistors to reduce overshoot  
and undershoot.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
OEC and TI-OPC are trademarks of Texas Instruments.  
Copyright 2001, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74GTLP21395GQNR相关器件

型号 品牌 获取价格 描述 数据表
SN74GTLP21395PW TI

获取价格

TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDB
SN74GTLP21395PWE4 TI

获取价格

GTLP SERIES, DUAL 1-BIT TRANSCEIVER, CONFIGURABLE OUTPUT, PDSO20, GREEN, PLASTIC,TSSOP-20
SN74GTLP21395PWG4 TI

获取价格

IC GTLP SERIES, DUAL 1-BIT TRANSCEIVER, CONFIGURABLE OUTPUT, PDSO20, GREEN, PLASTIC,TSSOP-
SN74GTLP21395PWR TI

获取价格

TWO 1-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE BUS TRANSCEIVERS WITH SPLIT LVTTL PORT, FEEDB
SN74GTLP22033 TI

获取价格

8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND
SN74GTLP22033DGGR TI

获取价格

暂无描述
SN74GTLP22033DGVR TI

获取价格

GTLP SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PDSO48, TVSOP-48
SN74GTLP22033GQLR TI

获取价格

GTLP SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PBGA56, VFBGA-56
SN74GTLP22033ZQLR TI

获取价格

GTLP SERIES, 8-BIT REGISTERED TRANSCEIVER, INVERTED OUTPUT, PBGA56, GREEN, PLASTIC, VFBGA-
SN74GTLP22034 TI

获取价格

8-BIT LVTTL-TO-GTLP ADJUSTABLE-EDGE-RATE REGISTERED TRANSCEIVER WITH SPLIT LVTTL PORT AND