5秒后页面跳转
SN74AUP1G74YEPR PDF预览

SN74AUP1G74YEPR

更新时间: 2024-10-01 03:07:47
品牌 Logo 应用领域
德州仪器 - TI 触发器
页数 文件大小 规格书
17页 259K
描述
LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

SN74AUP1G74YEPR 技术参数

生命周期:Obsolete零件包装代码:BGA
包装说明:VFBGA, BGA8,2X4,20针数:8
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.54系列:AUP/ULP/V
JESD-30 代码:R-PBGA-B8长度:1.9 mm
负载电容(CL):30 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:40000000 Hz最大I(ol):0.00002 A
位数:1功能数量:1
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:VFBGA封装等效代码:BGA8,2X4,20
封装形状:RECTANGULAR封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH
包装方法:TAPE AND REEL电源:0.8/3.6 V
传播延迟(tpd):27 ns认证状态:Not Qualified
座面最大高度:0.5 mm子类别:FF/Latches
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):0.8 V
标称供电电压 (Vsup):1.2 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:BALL端子节距:0.5 mm
端子位置:BOTTOM触发器类型:POSITIVE EDGE
宽度:0.9 mm最小 fmax:180 MHz
Base Number Matches:1

SN74AUP1G74YEPR 数据手册

 浏览型号SN74AUP1G74YEPR的Datasheet PDF文件第2页浏览型号SN74AUP1G74YEPR的Datasheet PDF文件第3页浏览型号SN74AUP1G74YEPR的Datasheet PDF文件第4页浏览型号SN74AUP1G74YEPR的Datasheet PDF文件第5页浏览型号SN74AUP1G74YEPR的Datasheet PDF文件第6页浏览型号SN74AUP1G74YEPR的Datasheet PDF文件第7页 
SN74AUP1G74  
LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH CLEAR AND PRESET  
www.ti.com  
SCES644AMARCH 2006REVISED SEPTEMBER 2006  
FEATURES  
Available in the Texas Instruments  
NanoStar™ and NanoFree™ Packages  
Optimized for 3.3-V Operation  
3.6-V I/O Tolerant to Support Mixed-Mode  
Signal Operation  
Low Static-Power Consumption:  
ICC = 0.9 µA Max  
tpd = 4.3 ns Max at 3.3 V  
Low Dynamic-Power Consumption:  
Cpd = 4.3 pF Typ at 3.3 V  
Suitable for Point-to-Point Applications  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
Low Input Capacitance: Ci = 1.5 pF Typ  
Low Noise – Overshoot and Undershoot  
<10% of VCC  
ESD Performance Tested Per JESD 22  
– 2000-V Human-Body Model  
(A114-B, Class II)  
Ioff Supports Partial-Power-Down Mode  
Operation  
– 200-V Machine Model (A115-A)  
Schmitt-Trigger Action Allows Slow Input  
Transition and Better Switching Noise  
Immunity at the Input (Vhys = 250 mV Typ at  
3.3 V)  
– 1000-V Charged-Device Model (C101)  
ESD Protection Exceeds ±5000 V With  
Human-Body Model  
Wide Operating VCC Range of 0.8 V to 3.6 V  
DCT PACKAGE  
(TOP VIEW)  
DCU PACKAGE  
(TOP VIEW)  
YEP OR YZP PACKAGE  
(BOTTOM VIEW)  
4 5  
Q
CLR  
PRE  
GND  
Q
D
CLK  
CLK  
D
Q
GND  
V
CC  
1
2
3
4
8
7
6
5
1
2
8
7
CLK  
D
V
CC  
3 6  
PRE  
CLR  
Q
2
7
PRE  
1 8  
V
CC  
3
4
6
5
Q
CLR  
Q
GND  
See mechanical drawings for dimensions.  
DESCRIPTION/ORDERING INFORMATION  
The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable  
applications. This family ensures a very low static- and dynamic-power consumption across the entire VCC range  
of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal  
integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).  
ORDERING INFORMATION  
TA  
PACKAGE(1)  
ORDERABLE PART NUMBER  
TOP-SIDE MARKING(2)  
NanoStar™ – WCSP (DSBGA)  
0.23-mm Large Bump – YEP  
Reel of 3000  
Reel of 3000  
SN74AUP1G74YEPR  
_ _ _HS_  
NanoFree™ – WCSP (DSBGA)  
0.23-mm Large Bump – YZP (Pb-free)  
SN74AUP1G74YZPR  
–40°C to 85°C  
SSOP – DCT  
Reel of 3000  
Reel of 3000  
SN74AUP1G74DCTR  
SN74AUP1G74DCUR  
H74_ _ _  
H74_  
VSSOP – DCU  
(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at  
www.ti.com/sc/package.  
(2) DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.  
DCU: The actual top-side marking has one additional character that designates the assembly/test site.  
YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following  
character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, = Pb-free).  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar, NanoFree are trademarks of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2006, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

与SN74AUP1G74YEPR相关器件

型号 品牌 获取价格 描述 数据表
SN74AUP1G74YFPR TI

获取价格

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUP1G74YZPR TI

获取价格

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74AUP1G79 TI

获取价格

LOW POWER SINGLE POSITIVE EDGE TRIGGERRED D TYPE FLIP FLOP
SN74AUP1G79_10 TI

获取价格

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUP1G79_101 TI

获取价格

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUP1G79DBVR TI

获取价格

LOW POWER SINGLE POSITIVE EDGE TRIGGERRED D TYPE FLIP FLOP
SN74AUP1G79DBVRE4 TI

获取价格

LOW POWER SINGLE POSITIVE EDGE TRIGGERRED D TYPE FLIP FLOP
SN74AUP1G79DBVRG4 TI

获取价格

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUP1G79DBVT TI

获取价格

LOW POWER SINGLE POSITIVE EDGE TRIGGERRED D TYPE FLIP FLOP
SN74AUP1G79DBVTE4 TI

获取价格

LOW POWER SINGLE POSITIVE EDGE TRIGGERRED D TYPE FLIP FLOP