5秒后页面跳转
SN74AUP1G79YZPR PDF预览

SN74AUP1G79YZPR

更新时间: 2024-11-15 22:26:27
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路
页数 文件大小 规格书
15页 265K
描述
LOW POWER SINGLE POSITIVE EDGE TRIGGERRED D TYPE FLIP FLOP

SN74AUP1G79YZPR 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:BGA
包装说明:VFBGA, BGA5,2X3,20针数:5
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.37Is Samacsys:N
系列:AUP/ULP/VJESD-30 代码:R-XBGA-B5
JESD-609代码:e1长度:1.4 mm
负载电容(CL):30 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:220000000 Hz最大I(ol):0.004 A
湿度敏感等级:1位数:1
功能数量:1端子数量:5
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:UNSPECIFIED封装代码:VFBGA
封装等效代码:BGA5,2X3,20封装形状:RECTANGULAR
封装形式:GRID ARRAY, VERY THIN PROFILE, FINE PITCH包装方法:TR
峰值回流温度(摄氏度):260电源:1.2/3.3 V
最大电源电流(ICC):0.0009 mAProp。Delay @ Nom-Sup:24 ns
传播延迟(tpd):24 ns认证状态:Not Qualified
座面最大高度:0.5 mm子类别:FF/Latches
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):0.8 V
标称供电电压 (Vsup):1.2 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子面层:Tin/Silver/Copper (Sn/Ag/Cu)端子形式:BALL
端子节距:0.5 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:0.9 mm最小 fmax:260 MHz
Base Number Matches:1

SN74AUP1G79YZPR 数据手册

 浏览型号SN74AUP1G79YZPR的Datasheet PDF文件第2页浏览型号SN74AUP1G79YZPR的Datasheet PDF文件第3页浏览型号SN74AUP1G79YZPR的Datasheet PDF文件第4页浏览型号SN74AUP1G79YZPR的Datasheet PDF文件第5页浏览型号SN74AUP1G79YZPR的Datasheet PDF文件第6页浏览型号SN74AUP1G79YZPR的Datasheet PDF文件第7页 
ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢂꢉ  
ꢊꢋ ꢌꢍꢆ ꢋꢌ ꢎ ꢏ ꢀꢐ ꢁꢈ ꢊ ꢎ ꢆꢋ ꢀꢐ ꢑ ꢐꢒꢎ ꢍꢎꢓꢈ ꢎꢍꢑ ꢏꢐ ꢈ ꢈꢎ ꢏꢎꢓ ꢓꢍꢑ ꢔꢆ ꢎ ꢕꢊ ꢐꢆ ꢍ ꢕꢊꢋ ꢆ  
SCES592A − JULY 2004 − REVISED SEPTEMBER 2005  
D
D
D
Available in the Texas Instruments  
NanoStarand NanoFreePackages  
Low Static-Power Consumption;  
D
D
D
D
D
D
Wide Operating V  
Range of 0.8 V to 3.6 V  
CC  
Optimized for 3.3-V Operation  
3.6-V I/O Tolerant to Support Mixed-Mode  
Signal Operation  
I
= 0.9 µA Max  
CC  
Low Dynamic-Power Consumption;  
= 3 pF Typ at 3.3 V  
t
= 3.6 ns Max at 3.3 V  
pd  
C
pd  
Suitable for Point-to-Point Applications  
D
Low Input Capacitance; C = 1.5 pF Typ  
i
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
D
Low Noise − Overshoot and Undershoot  
<10% of V  
CC  
D
ESD Performance Tested Per JESD 22  
− 2000-V Human-Body Model  
(A114-B, Class II)  
− 200-V Machine Model (A115-A)  
− 1000-V Charged-Device Model (C101)  
D
D
I
Supports Partial-Power-Down Mode  
off  
Operation  
Input Hysteresis Allows Slow Input  
Transition and Better Switching Noise  
Immunity at the Input  
D
ESD Protection Exceeds 5000 V With  
Human-Body Model  
(V  
= 250 mV Typ at 3.3 V)  
hys  
DBV OR DCK PACKAGE  
(TOP VIEW)  
YEP OR YZP PACKAGE  
(BOTTOM VIEW)  
3 4  
2
GND  
CLK  
D
Q
V
1
2
3
5
4
D
CLK  
GND  
V
CC  
1 5  
Q
CC  
description/ordering information  
The AUP family is TI’s premier solution to the industry’s low power needs in battery-powered portable  
applications. This family ensures a very low static and dynamic power consumption across the entire V range  
CC  
of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see  
Figures 1 and 2).  
Static-Power Consumption  
Dynamic-Power Consumption  
(pF)  
Switching Characteristics  
(µA)  
at 25 MHz  
3.5  
3
100%  
100%  
80%  
60%  
80%  
2.5  
2
Input  
Output  
60%  
40%  
3.3-V  
3.3-V  
†  
Logic  
1.5  
1
Logic  
40%  
0.5  
0
20%  
0%  
20%  
0%  
AUP  
AUP  
−0.5  
10  
15 20  
Time − ns  
0
5
25  
35 40 45  
30  
Single, dual, and triple gates  
AUP1G08 data at C = 15 pF  
L
Figure 2. Excellent Signal Integrity  
Figure 1. AUP − The Lowest-Power Family  
This is a single positive-edge-triggered D-type flip-flop. When data at the data (D) input meets the setup time  
requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock  
triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the  
hold-time interval, data at the D input can be changed without affecting the levels at the outputs.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
NanoStar and NanoFree are trademarks of Texas Instruments.  
ꢆꢏ ꢋ ꢓꢅ ꢖ ꢑꢐ ꢋ ꢁ ꢓ ꢄꢑꢄ ꢗꢘ ꢙ ꢚꢛ ꢜ ꢝꢞ ꢗꢚꢘ ꢗꢟ ꢠꢡ ꢛ ꢛ ꢢꢘꢞ ꢝꢟ ꢚꢙ ꢣꢡꢤ ꢥꢗꢠ ꢝꢞ ꢗꢚꢘ ꢦꢝ ꢞꢢ ꢧ  
ꢆꢛ ꢚ ꢦꢡꢠ ꢞ ꢟ ꢠ ꢚꢘ ꢙꢚ ꢛ ꢜ ꢞ ꢚ ꢟ ꢣꢢ ꢠ ꢗꢙ ꢗꢠꢝ ꢞꢗ ꢚꢘꢟ ꢣꢢ ꢛ ꢞꢨ ꢢ ꢞꢢ ꢛ ꢜꢟ ꢚꢙ ꢑꢢꢩ ꢝꢟ ꢐꢘꢟ ꢞꢛ ꢡꢜ ꢢꢘꢞ ꢟ  
ꢟ ꢞ ꢝ ꢘꢦ ꢝ ꢛꢦ ꢪ ꢝ ꢛꢛ ꢝ ꢘ ꢞꢫꢧ ꢆꢛ ꢚ ꢦꢡꢠ ꢞꢗꢚꢘ ꢣꢛ ꢚꢠ ꢢꢟ ꢟꢗ ꢘꢬ ꢦꢚꢢ ꢟ ꢘꢚꢞ ꢘꢢ ꢠꢢ ꢟꢟ ꢝꢛ ꢗꢥ ꢫ ꢗꢘꢠ ꢥꢡꢦ ꢢ  
ꢞ ꢢ ꢟ ꢞꢗ ꢘꢬ ꢚꢙ ꢝ ꢥꢥ ꢣꢝ ꢛ ꢝ ꢜ ꢢ ꢞ ꢢ ꢛ ꢟ ꢧ  
Copyright 2005, Texas Instruments Incorporated  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74AUP1G79YZPR 替代型号

型号 品牌 替代类型 描述 数据表
SN74AUP1G80DCKR TI

类似代替

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUP1G80DBVR TI

类似代替

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUP1G79DBVR TI

类似代替

LOW POWER SINGLE POSITIVE EDGE TRIGGERRED D TYPE FLIP FLOP

与SN74AUP1G79YZPR相关器件

型号 品牌 获取价格 描述 数据表
SN74AUP1G80 TI

获取价格

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUP1G80_08 TI

获取价格

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUP1G80_10 TI

获取价格

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUP1G80DBVR TI

获取价格

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUP1G80DBVRE4 TI

获取价格

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUP1G80DBVT TI

获取价格

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUP1G80DBVTE4 TI

获取价格

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUP1G80DCKR TI

获取价格

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUP1G80DCKRE4 TI

获取价格

LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP
SN74AUP1G80DCKRG4 TI

获取价格

低功耗单路正边沿触发式 D 型触发器 | DCK | 5 | -40 to 85