5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN74ALVTH32244
SN74ALVTH32244 PDF预览

SN74ALVTH32244

更新时间： 2024-11-03 22:36:07
品牌 Logo 应用领域
德州仪器 - TI 输出元件驱动
页数 文件大小 规格书
11页 182K
描述
2.5-V/3.3-V 32-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74ALVTH32244 数据手册

 浏览型号SN74ALVTH32244的Datasheet PDF文件第2页浏览型号SN74ALVTH32244的Datasheet PDF文件第3页浏览型号SN74ALVTH32244的Datasheet PDF文件第4页浏览型号SN74ALVTH32244的Datasheet PDF文件第5页浏览型号SN74ALVTH32244的Datasheet PDF文件第6页浏览型号SN74ALVTH32244的Datasheet PDF文件第7页 
SN54ALVTH32244, SN74ALVTH32244  
2.5-V/3.3-V 32-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCES279 – SEPTEMBER 1999  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Widebus Design for  
2.5-V and 3.3-V Operation and Low Static  
Power Dissipation  
Auto3-State Eliminates Bus Current  
Loading When Output Exceeds V  
+ 0.5 V  
CC  
Flow-Through Architecture Facilitates  
Printed Circuit Board Layout  
Support Mixed-Mode Signal Operation (5-V  
Input and Output Voltages With 2.3-V to  
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
CC  
3.6-V V  
)
CC  
ESD Protection Exceeds JESD-22  
– 2000-V Human-Body Model (A114-A)  
– 200-V Machine Model (A115-A)  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
= 3.3 V, T = 25°C  
A
High Drive (–24/24 mA at 2.5-V V  
and  
– 1000-V Charged-Device Model (C101)  
CC  
–32/64 mA at 3.3-V V  
)
CC  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
I
and Power-Up 3-State Support Hot  
off  
Insertion  
Packaged in Plastic Fine-Pitch Ball Grid  
Array Package  
Use Bus Hold on Data Inputs in Place of  
External Pullup/Pulldown Resistors to  
Prevent the Bus From Floating  
NOTE: For tape and reel order entry:  
The GKER package is abbreviated to KR.  
description  
The ’ALVTH32244 devices are 32-bit buffers/line drivers designed for 2.5-V or 3.3-V V  
operation, but with  
CC  
the capability to provide a TTL interface to a 5-V system environment. These devices can be used as eight 4-bit  
buffers, four 8-bit buffers, two 16-bit buffers, or one 32-bit buffer. These devices provide true outputs and  
symmetrical active-low output-enable (OE) inputs.  
When V is between 0 and 1.2-V, the devices are in the high-impedance state during power up or power down.  
CC  
However, to ensure the high-impedance state above 1.2-V, OE should be tied to V  
through a pullup resistor;  
CC  
the minimum value of the resistor is determined by the current-sinking capability of the driver.  
These devices are fully specified for hot-insertion applications using I and power-up 3-state. The I circuitry  
off  
off  
disables the outputs, preventing damaging current backflow through the devices when they are powered down.  
The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down,  
which prevents driver conflict.  
Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.  
The SN54ALVTH32244 is characterized for operation over the full military temperature range of –55°C to  
125°C. The SN74ALVTH32244 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each 4-bit buffer)  
INPUTS  
OUTPUT  
Y
A
OE  
L
H
L
H
L
L
H
X
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments Incorporated.  
Copyright 1999, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...11

中文翻译

下载PDF

与SN74ALVTH32244相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVTH32244GKE TI

获取价格

 		暂无描述
SN74ALVTH32244KR TI

获取价格

 		2.5-V/3.3-V 32-Bit Buffers/Drivers With 3-State outputs 96-LFBGA -40 to 85
SN74ALVTH32373 TI

获取价格

 		2.5-V/3.3-V 32-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ALVTH32373GKE TI

获取价格

 		ALVT SERIES, QUAD 8-BIT DRIVER, TRUE OUTPUT, PBGA96, PLASTIC, FBGA-96
SN74ALVTH32373KR TI

获取价格

 		2.5-V/3.3-V 32-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ALVTH32374 TI

获取价格

 		2.5-V/3.3-V 32-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ALVTHR16245 TI

获取价格

 		2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ALVTHR16245DGG TI

获取价格

 		2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ALVTHR16245DGV TI

获取价格

 		2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN74ALVTHR16245DL TI

获取价格

 		2.5-V/3.3-V 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS

与SN74ALVTH32244相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证