5秒后页面跳转
SN74AS00N-10 PDF预览

SN74AS00N-10

更新时间: 2024-09-30 15:52:11
品牌 Logo 应用领域
德州仪器 - TI 输入元件光电二极管逻辑集成电路
页数 文件大小 规格书
20页 1097K
描述
AS SERIES, QUAD 2-INPUT NAND GATE, PDIP14

SN74AS00N-10 技术参数

生命周期:Obsolete包装说明:DIP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.51Is Samacsys:N
系列:ASJESD-30 代码:R-PDIP-T14
长度:19.305 mm负载电容(CL):50 pF
逻辑集成电路类型:NAND GATE功能数量:4
输入次数:2端子数量:14
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
最大电源电流(ICC):17.4 mA传播延迟(tpd):4 ns
认证状态:Not Qualified座面最大高度:5.08 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:COMMERCIAL
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL宽度:7.62 mm
Base Number Matches:1

SN74AS00N-10 数据手册

 浏览型号SN74AS00N-10的Datasheet PDF文件第2页浏览型号SN74AS00N-10的Datasheet PDF文件第3页浏览型号SN74AS00N-10的Datasheet PDF文件第4页浏览型号SN74AS00N-10的Datasheet PDF文件第5页浏览型号SN74AS00N-10的Datasheet PDF文件第6页浏览型号SN74AS00N-10的Datasheet PDF文件第7页 
ꢂꢃ  
ꢊ ꢋꢄꢌꢍ ꢋꢎꢅ ꢏꢈ ꢐꢑꢒ ꢁꢎ ꢋꢓ ꢈꢎꢔ ꢀ ꢒꢓ ꢒꢕꢏ ꢑꢁꢄꢁꢌ ꢈ ꢖꢄꢓꢏ  
SDAS187A − APRIL 1982 − REVISED DECEMBER 1994  
SN54ALS00A, SN54AS00 . . . J PACKAGE  
SN74ALS00A, SN74AS00 . . . D OR N PACKAGE  
(TOP VIEW)  
Package Options Include Plastic  
Small-Outline (D) Packages, Ceramic Chip  
Carriers (FK), and Standard Plastic (N) and  
Ceramic (J) 300-mil DIPs  
1A  
1B  
1Y  
2A  
2B  
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
4B  
4A  
4Y  
3B  
3A  
3Y  
description  
These devices contain four independent 2-input  
positive-NAND gates. They perform the Boolean  
functions Y = A B or Y = A + B in positive logic.  
2Y  
GND  
8
The SN54ALS00A and SN54AS00 are  
characterized for operation over the full military  
temperature range of 55°C to 125°C. The  
SN74ALS00A and SN74AS00 are characterized  
for operation from 0°C to 70°C.  
SN54ALS00A, SN54AS00 . . . FK PACKAGE  
(TOP VIEW)  
FUNCTION TABLE  
(each gate)  
3
2
1
20 19  
18  
1Y  
NC  
2A  
4
5
6
7
8
4A  
NC  
4Y  
NC  
3B  
INPUTS  
OUTPUT  
Y
17  
16  
15  
14  
A
B
H
X
L
H
L
L
H
H
NC  
2B  
9 10 11 12 13  
X
logic symbol  
1
1A  
2
NC − No internal connection  
&
3
6
1Y  
2Y  
3Y  
4Y  
1B  
4
2A  
5
2B  
9
3A  
10  
3B  
12  
4A  
13  
4B  
8
11  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and  
IEC Publication 617-12.  
Pin numbers shown are for the D, J, and N packages.  
ꢓꢣ  
Copyright 1994, Texas Instruments Incorporated  
ꢟ ꢣ ꢠ ꢟꢘ ꢙꢭ ꢛꢚ ꢞ ꢦꢦ ꢤꢞ ꢜ ꢞ ꢝ ꢣ ꢟ ꢣ ꢜ ꢠ ꢨ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251−1443  

与SN74AS00N-10相关器件

型号 品牌 获取价格 描述 数据表
SN74AS00N3 ROCHESTER

获取价格

NAND Gate
SN74AS00NE4 TI

获取价格

Quadruple 2-Input Positive-NAND Gates 14-PDIP 0 to 70
SN74AS00NP1 ROCHESTER

获取价格

NAND Gate
SN74AS00NP3 ROCHESTER

获取价格

NAND Gate
SN74AS00NSR TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN74AS00NSRE4 TI

获取价格

AS SERIES, 2-INPUT NAND GATE, PDSO14, GREEN, PLASTIC, SO-14
SN74AS00NSRG4 ROCHESTER

获取价格

NAND Gate, AS Series, 1-Func, 2-Input, CMOS, PDSO14, GREEN, PLASTIC, SO-14
SN74AS02 TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NOR GATES
SN74AS02D TI

获取价格

QUADRUPLE 2-INPUT POSITIVE-NOR GATES
SN74AS02DE4 TI

获取价格

AS SERIES, QUAD 2-INPUT NOR GATE, PDSO14, GREEN, PLASTIC, MS-012AB, SOIC-14