5秒后页面跳转
捷配首页

Datasheet > SN74ALVTH16827DGVR
SN74ALVTH16827DGVR PDF预览

SN74ALVTH16827DGVR

更新时间： 2024-11-19 19:31:15
品牌 Logo 应用领域
德州仪器 - TI 驱动信息通信管理光电二极管输出元件逻辑集成电路电视
页数 文件大小 规格书
15页 421K
描述
ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, PLASTIC, TVSOP-56

阅读下载

中文翻译

获取价格

SN74ALVTH16827DGVR 技术参数

生命周期：Obsolete零件包装代码：SSOP
包装说明：TSSOP, TSSOP56,.25,16针数：56
Reach Compliance Code：unknownHTS代码：8542.39.00.01
风险等级：5.59其他特性：WITH DUAL OUTPUT ENABLE; ALSO OPERATES FROM 3 TO 3.6V SUPPLY
控制类型：ENABLE LOW系列：ALVT
JESD-30 代码：R-PDSO-G56长度：11.3 mm
负载电容（CL）：30 pF逻辑集成电路类型：BUS DRIVER
最大I（ol）：0.024 A位数：10
功能数量：2端口数量：2
端子数量：56最高工作温度：85 °C
最低工作温度：-40 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP56,.25,16
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法：TAPE AND REEL电源：2.5/3.3 V
Prop。Delay @ Nom-Sup：3.7 ns传播延迟（tpd）：3.7 ns
认证状态：Not Qualified座面最大高度：1.2 mm
子类别：Bus Driver/Transceivers最大供电电压 (Vsup)：2.7 V
最小供电电压 (Vsup)：2.3 V标称供电电压 (Vsup)：2.5 V
表面贴装：YES技术：BICMOS
温度等级：INDUSTRIAL端子形式：GULL WING
端子节距：0.4 mm端子位置：DUAL
宽度：4.4 mmBase Number Matches：1

SN74ALVTH16827DGVR 数据手册

 浏览型号SN74ALVTH16827DGVR的Datasheet PDF文件第2页浏览型号SN74ALVTH16827DGVR的Datasheet PDF文件第3页浏览型号SN74ALVTH16827DGVR的Datasheet PDF文件第4页浏览型号SN74ALVTH16827DGVR的Datasheet PDF文件第5页浏览型号SN74ALVTH16827DGVR的Datasheet PDF文件第6页浏览型号SN74ALVTH16827DGVR的Datasheet PDF文件第7页 
SN54ALVTH16827, SN74ALVTH16827  
2.5-V/3.3-V 20-BIT BUFFERS/DRIVERS  
WITH 3-STATE OUTPUTS  
SCES076E – JULY 1996 – REVISED DECEMBER 1998  
SN54ALVTH16827 . . . WD PACKAGE  
SN74ALVTH16827 . . . DGG, DGV, OR DL PACKAGE  
(TOP VIEW)  
State-of-the-Art Advanced BiCMOS  
Technology (ABT) Widebus Design for  
2.5-V and 3.3-V Operation and Low Static  
Power Dissipation  
1OE1  
1Y1  
1Y2  
GND  
1Y3  
1Y4  
1OE2  
1A1  
1A2  
GND  
1A3  
1A4  
1
2
3
4
5
6
7
8
9
56  
55  
54  
53  
52  
51  
50  
49  
48  
Support Mixed-Mode Signal Operation (5-V  
Input and Output Voltages With 2.3-V to  
3.6-V V  
)
CC  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
= 3.3 V, T = 25°C  
CC  
A
V
V
High Drive (–24/24 mA at 2.5-V and  
–32/64 mA at 3.3-V V  
CC  
CC  
1Y5  
1Y6  
1A5  
1A6  
)
CC  
Power Off Disables Outputs, Permitting  
Live Insertion  
1Y7 10  
47 1A7  
GND  
1Y8  
GND  
1A8  
11  
12  
46  
45  
High-Impedance State During Power Up  
and Power Down Prevents Driver Conflict  
1Y9 13  
1Y10 14  
2Y1 15  
2Y2 16  
2Y3 17  
GND 18  
2Y4 19  
2Y5 20  
2Y6 21  
44 1A9  
43 1A10  
42 2A1  
41 2A2  
40 2A3  
39 GND  
38 2A4  
37 2A5  
36 2A6  
Uses Bus Hold on Data Inputs in Place of  
External Pullup/Pulldown Resistors to  
Prevent the Bus From Floating  
Auto3-State Eliminates Bus Current  
Loading When Output Exceeds V  
+ 0.5 V  
CC  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model; and Exceeds 1000 V  
Using Charged-Device Model, Robotic  
Method  
V
22  
35  
V
CC  
CC  
2Y7 23  
34 2A7  
33 2A8  
32 GND  
31 2A9  
30 2A10  
29 2OE2  
2Y8 24  
GND 25  
2Y9 26  
Flow-Through Architecture Facilitates  
Printed Circuit Board Layout  
2Y10 27  
2OE1 28  
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
CC  
Package Options Include Plastic Shrink  
Small-Outline (DL), Thin Shrink  
Small-Outline (DGG), Thin Very  
Small-Outline (DGV) Packages, and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
description  
The ’ALVTH16827 devices are 20-bit buffers/line drivers designed for 2.5-V or 3.3-V V  
the capability to provide a TTL interface to a 5-V system environment.  
operation, but with  
CC  
The devices are composed of two 10-bit sections with separate output-enable signals. For either 10-bit buffer  
section, the two output-enable (1OE1 and 1OE2, or 2OE1 and 2OE2) inputs must be low for the corresponding  
Y outputs to be active. If either output-enable input is high, the outputs of that 10-bit buffer section are in the  
high-impedance state.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...15

中文翻译

下载PDF

与SN74ALVTH16827DGVR相关器件

型号 品牌 获取价格 描述 数据表
SN74ALVTH16827DL TI

获取价格

 		2.5-V/3.3-V 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ALVTH16827DLR TI

获取价格

 		2.5-V/3.3-V 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ALVTH16827GR TI

获取价格

 		2.5-V/3.3-V 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ALVTH16827VR TI

获取价格

 		2.5-V/3.3-V 20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ALVTH16841DGV TI

获取价格

 		ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, PLASTIC, TVSOP-56
SN74ALVTH16841DGVR TI

获取价格

 		ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, PLASTIC, TVSOP-56
SN74ALVTH16841DL TI

获取价格

 		ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, PLASTIC, SSOP-56
SN74ALVTH16841DLR TI

获取价格

 		ALVT SERIES, DUAL 10-BIT DRIVER, TRUE OUTPUT, PDSO56, 0.300 INCH, PLASTIC, SSOP-56
SN74ALVTH32244 TI

获取价格

 		2.5-V/3.3-V 32-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN74ALVTH32244GKE TI

获取价格

 		暂无描述

与SN74ALVTH16827DGVR相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证