SN74ALS29841DW

更新时间： 2024-11-18 22:50:27

品牌	Logo	应用领域
德州仪器 - TI		锁存器输出元件
页数	文件大小	规格书
6页	91K
描述
10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN74ALS29841DW 数据手册

SN74ALS29841

10-BIT BUS-INTERFACE D-TYPE LATCH

WITH 3-STATE OUTPUTS

SDAS149A – JUNE 1988 – REVISED JANUARY 1995

DW OR NT PACKAGE

(TOP VIEW)

• 3-State Buffer-Type Outputs Drive Bus

Lines Directly

• Bus-Structured Pinout

• Provides Extra Bus-Driving Latches

Necessary for Wider Address/Data Paths or

Buses With Parity

23 1Q

22 2Q

21 3Q

20 4Q

19 5Q

18 6Q

17 7Q

16 8Q

15 9Q

14 10Q

13 LE

• Buffered Control Inputs Reduce dc Loading

Effects

• Power-Up High-Impedance State

• Package Options Include Plastic

Small-Outline (DW) Packages and Standard

Plastic (NT) 300-mil DIPs

9D 10

10D 11

GND 12

description

This 10-bit latch features 3-state outputs designed

specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for

implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The ten latches are transparent D-type latches. The SN74ALS29841 has noninverting data (D) inputs.

A buffered output-enable (OE) input can place the ten outputs in either a normal logic state (high or low logic

levels) or in a high-impedance state. The outputs also are in the high-impedance state during power-up and

power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In

the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance

state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered

while the outputs are off.

The SN74ALS29841 is characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INPUTS

OUTPUT

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6

中文翻译

下载PDF

与SN74ALS29841DW相关器件

型号	品牌	获取价格	描述	数据表
SN74ALS29841DWR	TI	获取价格	ALS SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, PLASTIC, SO-24
SN74ALS29841NT	TI	获取价格	10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74ALS29842FN	TI	获取价格	IC,LATCH,SINGLE,10-BIT,ALS-TTL,LDCC,28PIN,PLASTIC
SN74ALS29843	TI	获取价格	9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ALS29843DWR	TI	获取价格	ALS SERIES, 9-BIT DRIVER, TRUE OUTPUT, PDSO24, PLASTIC, SO-24
SN74ALS29843FN	TI	获取价格	IC,LATCH,SINGLE,9-BIT,ALS-TTL,LDCC,28PIN,PLASTIC
SN74ALS29843NT	TI	获取价格	暂无描述
SN74ALS29844	TI	获取价格	9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ALS29845	TI	获取价格	8-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ALS29845FN	TI	获取价格	ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PQCC28, PLASTIC, QCC-28

与SN74ALS29841DW相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

22
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

14
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

44
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

43

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74ALS29841DW

SN74ALS29841DW 数据手册

与SN74ALS29841DW相关器件

与SN74ALS29841DW相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74ALS29841DW

SN74ALS29841DW 数据手册

与SN74ALS29841DW相关器件

与SN74ALS29841DW相关文章

您还可以找

您在本页遇到什么问题？