5秒后页面跳转
SN74ALS29841DWR PDF预览

SN74ALS29841DWR

更新时间: 2024-11-19 12:58:47
品牌 Logo 应用领域
德州仪器 - TI 锁存器输出元件
页数 文件大小 规格书
6页 91K
描述
ALS SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, PLASTIC, SO-24

SN74ALS29841DWR 技术参数

生命周期:Obsolete零件包装代码:SOIC
包装说明:PLASTIC, SO-24针数:24
Reach Compliance Code:unknown风险等级:5.82
Is Samacsys:N系列:ALS
JESD-30 代码:R-PDSO-G24长度:15.4 mm
负载电容(CL):300 pF逻辑集成电路类型:BUS DRIVER
位数:10功能数量:1
端口数量:2端子数量:24
最高工作温度:70 °C最低工作温度:
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
最大电源电流(ICC):85 mA传播延迟(tpd):16 ns
认证状态:Not Qualified座面最大高度:2.65 mm
最大供电电压 (Vsup):5.25 V最小供电电压 (Vsup):4.75 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:TTL温度等级:COMMERCIAL
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL宽度:7.5 mm
Base Number Matches:1

SN74ALS29841DWR 数据手册

 浏览型号SN74ALS29841DWR的Datasheet PDF文件第2页浏览型号SN74ALS29841DWR的Datasheet PDF文件第3页浏览型号SN74ALS29841DWR的Datasheet PDF文件第4页浏览型号SN74ALS29841DWR的Datasheet PDF文件第5页浏览型号SN74ALS29841DWR的Datasheet PDF文件第6页 
SN74ALS29841  
10-BIT BUS-INTERFACE D-TYPE LATCH  
WITH 3-STATE OUTPUTS  
SDAS149A – JUNE 1988 – REVISED JANUARY 1995  
DW OR NT PACKAGE  
(TOP VIEW)  
3-State Buffer-Type Outputs Drive Bus  
Lines Directly  
Bus-Structured Pinout  
Provides Extra Bus-Driving Latches  
Necessary for Wider Address/Data Paths or  
Buses With Parity  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1
2
3
4
5
6
7
8
9
24  
23 1Q  
22 2Q  
21 3Q  
20 4Q  
19 5Q  
18 6Q  
17 7Q  
16 8Q  
15 9Q  
14 10Q  
13 LE  
Buffered Control Inputs Reduce dc Loading  
Effects  
Power-Up High-Impedance State  
Package Options Include Plastic  
Small-Outline (DW) Packages and Standard  
Plastic (NT) 300-mil DIPs  
9D 10  
10D 11  
GND 12  
description  
This 10-bit latch features 3-state outputs designed  
specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for  
implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.  
The ten latches are transparent D-type latches. The SN74ALS29841 has noninverting data (D) inputs.  
A buffered output-enable (OE) input can place the ten outputs in either a normal logic state (high or low logic  
levels) or in a high-impedance state. The outputs also are in the high-impedance state during power-up and  
power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In  
the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance  
state and increased drive provide the capability to drive bus lines without interface or pullup components.  
OE does not affect the internal operation of the latches. Old data can be retained or new data can be entered  
while the outputs are off.  
The SN74ALS29841 is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
INPUTS  
OUTPUT  
Q
OE  
L
LE  
H
H
L
D
H
L
H
L
L
L
X
X
Q
0
H
X
Z
Copyright 1995, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74ALS29841DWR相关器件

型号 品牌 获取价格 描述 数据表
SN74ALS29841NT TI

获取价格

10-BIT BUS-INTERFACE D-TYPE LATCH WITH 3-STATE OUTPUTS
SN74ALS29842FN TI

获取价格

IC,LATCH,SINGLE,10-BIT,ALS-TTL,LDCC,28PIN,PLASTIC
SN74ALS29843 TI

获取价格

9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ALS29843DWR TI

获取价格

ALS SERIES, 9-BIT DRIVER, TRUE OUTPUT, PDSO24, PLASTIC, SO-24
SN74ALS29843FN TI

获取价格

IC,LATCH,SINGLE,9-BIT,ALS-TTL,LDCC,28PIN,PLASTIC
SN74ALS29843NT TI

获取价格

暂无描述
SN74ALS29844 TI

获取价格

9-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ALS29845 TI

获取价格

8-BIT BUS INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN74ALS29845FN TI

获取价格

ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PQCC28, PLASTIC, QCC-28
SN74ALS29845FNR TI

获取价格

ALS SERIES, 8-BIT DRIVER, TRUE OUTPUT, PQCC28, PLASTIC, QCC-28