5秒后页面跳转
SN74AHC595NE4 PDF预览

SN74AHC595NE4

更新时间: 2024-11-18 05:17:55
品牌 Logo 应用领域
德州仪器 - TI 移位寄存器输出元件
页数 文件大小 规格书
19页 589K
描述
8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS

SN74AHC595NE4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:DIP
包装说明:DIP, DIP16,.3针数:16
Reach Compliance Code:unknownECCN代码:EAR99
HTS代码:8542.39.00.01风险等级:5.57
其他特性:PARALLEL OUTPUT IS REGISTERED; UNREGISTERED SERIAL OUTPUT AVAILABLE计数方向:RIGHT
系列:AHC/VHC/H/U/VJESD-30 代码:R-PDIP-T16
JESD-609代码:e4长度:19.305 mm
逻辑集成电路类型:SERIAL IN PARALLEL OUT最大频率@ Nom-Sup:85000000 Hz
位数:8功能数量:1
端子数量:16最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED电源:2/5.5 V
传播延迟(tpd):18.5 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:Shift Register
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:NO
技术:CMOS温度等级:INDUSTRIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:7.62 mm最小 fmax:115 MHz
Base Number Matches:1

SN74AHC595NE4 数据手册

 浏览型号SN74AHC595NE4的Datasheet PDF文件第2页浏览型号SN74AHC595NE4的Datasheet PDF文件第3页浏览型号SN74AHC595NE4的Datasheet PDF文件第4页浏览型号SN74AHC595NE4的Datasheet PDF文件第5页浏览型号SN74AHC595NE4的Datasheet PDF文件第6页浏览型号SN74AHC595NE4的Datasheet PDF文件第7页 
SCLS373I − MAY 1997 − REVISED JUNE 2004  
SN54AHC595 . . . J OR W PACKAGE  
SN74AHC595 . . . D, DB, N, NS, OR PW PACKAGE  
(TOP VIEW)  
D
D
D
D
Operating Range 2-V to 5.5-V V  
CC  
8-Bit Serial-In, Parallel-Out Shift  
Shift Register Has Direct Clear  
Q
Q
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
B
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
Q
C
D
A
Q
SER  
OE  
D
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
Q
E
Q
12 RCLK  
F
11  
10  
9
Q
SRCLK  
SRCLR  
G
− 1000-V Charged-Device Model (C101)  
Q
H
GND  
Q
H′  
description/ordering information  
The ’AHC595 devices contain an 8-bit serial-in,  
parallel-out shift register that feeds an 8-bit D-type  
storage register. The storage register has parallel  
3-state outputs. Separate clocks are provided for  
both the shift and storage registers. The shift  
register has a direct overriding clear (SRCLR)  
input, serial (SER) input, and a serial output for  
cascading. When the output-enable (OE) input is  
SN54AHC595 . . . FK PACKAGE  
(TOP VIEW)  
3
2
1 20 19  
18  
SER  
OE  
Q
4
5
6
7
8
D
Q
17  
16  
E
NC  
NC  
high, all outputs, except Q , are in the  
H′  
15 RCLK  
14  
9 10 11 12 13  
Q
F
high-impedance state.  
SRCLK  
Q
G
Both the shift-register clock (SRCLK) and  
storage-register clock (RCLK) are positive-edge  
triggered. If both clocks are connected together,  
the shift register always is one clock pulse ahead  
of the storage register.  
NC − No internal connection  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
PDIP − N  
SOIC − D  
Tube  
SN74AHC595N  
SN74AHC595N  
Tube  
SN74AHC595D  
AHC595  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SN74AHC595DR  
SN74AHC595NSR  
SN74AHC595DBR  
SN74AHC595PW  
SN74AHC595PWR  
SNJ54AHC959J  
SNJ54AHC595W  
SNJ54AHC595FK  
−40°C to 85°C  
SOP − NS  
AHC595  
HA595  
SSOP − DB  
TSSOP − PW  
HA595  
Tape and reel  
Tube  
CDIP − J  
CFP − W  
LCCC − FK  
SNJ54AHC595J  
SNJ54AHC595W  
SNJ54AHC595FK  
Tube  
−55°C to 125°C  
Tube  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines  
are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2004, Texas Instruments Incorporated  
ꢖ ꢁ ꢘꢑꢀꢀ ꢕ ꢎꢅ ꢑꢐꢓ ꢍꢀ ꢑ ꢁ ꢕꢎꢑꢙ ꢚꢛ ꢜꢝ ꢞꢟꢠ ꢡꢢꢣ ꢤꢚ ꢠꢟ ꢤꢚꢥ ꢜꢤꢝ ꢗꢐ ꢕ ꢙ ꢖ ꢆꢎ ꢍꢕ ꢁ  
ꢦꢜ  
ꢧꢢ  
ꢥꢧ  
ꢮꢫ  
ꢨꢥ ꢧ ꢥ ꢢ ꢣ ꢚ ꢣ ꢧ ꢝ ꢫ  
ꢣꢝ  
ꢥꢧ  
ꢝꢚ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74AHC595NE4 替代型号

型号 品牌 替代类型 描述 数据表
SN74AHC595N TI

功能相似

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
74LV595N NXP

功能相似

8-bit serial-in/serial or parallel-out shift register with output latches 3-State

与SN74AHC595NE4相关器件

型号 品牌 获取价格 描述 数据表
SN74AHC595NSR TI

获取价格

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
SN74AHC595NSRE4 TI

获取价格

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
SN74AHC595NSRG4 TI

获取价格

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
SN74AHC595PW TI

获取价格

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
SN74AHC595PWE4 TI

获取价格

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
SN74AHC595PWG4 TI

获取价格

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
SN74AHC595PWR TI

获取价格

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
SN74AHC595PWRE4 TI

获取价格

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
SN74AHC595PWRG4 TI

获取价格

8-BIT SHIFT REGISTERS WITH 3-STATE OUTPUT REGISTERS
SN74AHC595-Q1 TI

获取价格

8-BIT SHIFT REGISTER WITH 3-STATE OUTPUT REGISTERS