5秒后页面跳转
SN54S10J-00 PDF预览

SN54S10J-00

更新时间: 2024-11-27 14:28:27
品牌 Logo 应用领域
德州仪器 - TI 输入元件逻辑集成电路
页数 文件大小 规格书
18页 961K
描述
IC S SERIES, TRIPLE 3-INPUT NAND GATE, CDIP14, Gate

SN54S10J-00 技术参数

生命周期:Obsolete包装说明:DIP,
Reach Compliance Code:unknownHTS代码:8542.39.00.01
风险等级:5.28Is Samacsys:N
系列:SJESD-30 代码:R-GDIP-T14
长度:19.56 mm负载电容(CL):15 pF
逻辑集成电路类型:NAND GATE功能数量:3
输入次数:3端子数量:14
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
最大电源电流(ICC):27 mA传播延迟(tpd):5 ns
认证状态:Not Qualified座面最大高度:5.08 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:MILITARY
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL宽度:7.62 mm
Base Number Matches:1

SN54S10J-00 数据手册

 浏览型号SN54S10J-00的Datasheet PDF文件第2页浏览型号SN54S10J-00的Datasheet PDF文件第3页浏览型号SN54S10J-00的Datasheet PDF文件第4页浏览型号SN54S10J-00的Datasheet PDF文件第5页浏览型号SN54S10J-00的Datasheet PDF文件第6页浏览型号SN54S10J-00的Datasheet PDF文件第7页 
SN5410, SN54LS10, SN54S10,  
SN7410, SN74LS10, SN74S10  
TRIPLE 3-INPUT POSITIVE-NAND GATES  
SDLS035A – DECEMBER 1983 – REVISED APRIL 2003  
Copyright © 2003, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54S10J-00相关器件

型号 品牌 获取价格 描述 数据表
SN54S10W TI

获取价格

TRIPLE 3-INPUT POSITIVE-NAND GATES
SN54S10W-00 TI

获取价格

S SERIES, TRIPLE 3-INPUT NAND GATE, CDFP14
SN54S10W-10 TI

获取价格

S SERIES, TRIPLE 3-INPUT NAND GATE, CDFP14
SN54S11 TI

获取价格

TRIPLE 3-INPUT POSITIVE-AND GATES
SN54S112 TI

获取价格

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR
SN54S112FK TI

获取价格

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR
SN54S112FKR TI

获取价格

S SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CQCC20
SN54S112J TI

获取价格

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR
SN54S112J-00 TI

获取价格

S SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16, CERAMI
SN54S112W TI

获取价格

DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS WIITH PRESET AND CLEAR