5秒后页面跳转
SN54LS175J PDF预览

SN54LS175J

更新时间: 2024-09-13 23:06:11
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器锁存器逻辑集成电路
页数 文件大小 规格书
5页 174K
描述
QUAD D FLIP-FLOP

SN54LS175J 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP,
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.11
Is Samacsys:N系列:LS
JESD-30 代码:R-GDIP-T16JESD-609代码:e0
长度:19.3 mm负载电容(CL):15 pF
逻辑集成电路类型:D FLIP-FLOP位数:4
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
最大电源电流(ICC):18 mA传播延迟(tpd):25 ns
认证状态:Not Qualified座面最大高度:4.19 mm
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:7.62 mm最小 fmax:30 MHz
Base Number Matches:1

SN54LS175J 数据手册

 浏览型号SN54LS175J的Datasheet PDF文件第2页浏览型号SN54LS175J的Datasheet PDF文件第3页浏览型号SN54LS175J的Datasheet PDF文件第4页浏览型号SN54LS175J的Datasheet PDF文件第5页 
SN54/74LS175  
QUAD D FLIP-FLOP  
The LSTTL/MSI SN54/74LS175 is a high speed Quad D Flip-Flop. The  
device is useful for general flip-flop requirements where clock and clear inputs  
are common. The information on the D inputs is stored during the LOW to  
HIGH clock transition. Both true and complemented outputs of each flip-flop  
are provided. A Master Reset input resets all flip-flops, independent of the  
Clock or D inputs, when LOW.  
QUAD D FLIP-FLOP  
The LS175 is fabricated with the Schottky barrier diode process for high  
speed and is completely compatible with all Motorola TTL families.  
LOW POWER SCHOTTKY  
Edge-Triggered D-Type Inputs  
Buffered-Positive Edge-Triggered Clock  
Clock to Output Delays of 30 ns  
Asynchronous Common Reset  
True and Complement Output  
Input Clamp Diodes Limit High Speed Termination Effects  
J SUFFIX  
CERAMIC  
CASE 620-09  
CONNECTION DIAGRAM DIP (TOP VIEW)  
16  
1
NOTE:  
N SUFFIX  
PLASTIC  
CASE 648-08  
The Flatpak version  
has the same pinouts  
(Connection Diagram) as  
the Dual In-Line Package.  
16  
1
D SUFFIX  
SOIC  
CASE 751B-03  
PIN NAMES  
LOADING (Note a)  
16  
1
HIGH  
LOW  
D D  
0
Data Inputs  
0.5 U.L.  
0.5 U.L.  
0.5 U.L.  
10 U.L.  
10 U.L.  
0.25 U.L.  
0.25 U.L.  
0.25 U.L.  
5 (2.5) U.L.  
5 (2.5) U.L.  
3
CP  
Clock (Active HIGH Going Edge) Input  
Master Reset (Active LOW) Input  
True Outputs (Note b)  
ORDERING INFORMATION  
MR  
SN54LSXXXJ  
Ceramic  
Q Q  
0
3
3
SN74LSXXXN Plastic  
SN74LSXXXD SOIC  
Q Q  
Complemented Outputs (Note b)  
0
NOTES:  
a. 1 TTL Unit Load (U.L.) = 40 µA HIGH/1.6 mA LOW.  
b. The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74)  
b. Temperature Ranges.  
LOGIC SYMBOL  
LOGIC DIAGRAM  
FAST AND LS TTL DATA  
5-327  

SN54LS175J 替代型号

型号 品牌 替代类型 描述 数据表
SN74LS175N TI

功能相似

HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

与SN54LS175J相关器件

型号 品牌 获取价格 描述 数据表
SN54LS175JD MOTOROLA

获取价格

D Flip-Flop, LS Series, 1-Func, Positive Edge Triggered, 4-Bit, Complementary Output, TTL,
SN54LS175W ROCHESTER

获取价格

LS SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDFP16, CERAMIC, DFP
SN54LS175W MOTOROLA

获取价格

D Flip-Flop, 4-Func, Positive Edge Triggered, TTL, CDFP16
SN54LS181 MOTOROLA

获取价格

4-BIT ARITHMETIC LOGIC UNIT
SN54LS181 TI

获取价格

ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SN54LS181_15 TI

获取价格

ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SN54LS181FK TI

获取价格

ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SN54LS181FK ROCHESTER

获取价格

Arithmetic Logic Unit, LS Series, 4-Bit, TTL, CQCC28
SN54LS181J TI

获取价格

ARITHMETIC LOGIC UNITS/FUNCTION GENERATORS
SN54LS181J MOTOROLA

获取价格

4-BIT ARITHMETIC LOGIC UNIT