SN54LS107A

更新时间： 2024-11-03 23:03:03

品牌	Logo	应用领域
摩托罗拉 - MOTOROLA		触发器
页数	文件大小	规格书
4页	131K
描述
DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN54LS107A 数据手册

SN54/74LS107A

DUAL JK NEGATIVE

EDGE-TRIGGERED FLIP-FLOP

The SN54/74LS107A is a Dual JK Flip-Flop with individual J, K, Direct

Clear and Clock Pulse inputs. Output changes are initiated by the

HIGH-to-LOW transition of the clock. A LOW signal on CD input overrides the

other inputs and makes the Q output LOW.

The SN54/74LS107A is the same as the SN54/74LS73A but has corner

power pins.

DUAL JK NEGATIVE

EDGE-TRIGGERED FLIP-FLOP

LOW POWER SCHOTTKY

CONNECTION DIAGRAM DIP (TOP VIEW)

J SUFFIX

CERAMIC

CASE 632-08

NOTE:

The Flatpak version has the

same pinouts (Connection

Diagram) as the Dual In-Line

Package.

N SUFFIX

PLASTIC

CASE 646-06

D SUFFIX

SOIC

CASE 751A-02

LOGIC SYMBOL

ORDERING INFORMATION

SN54LSXXXJ Ceramic

SN74LSXXXN Plastic

SN74LSXXXD SOIC

GUARANTEED OPERATING RANGES

Symbol

Parameter

Min

Typ

Max

Unit

Supply Voltage

4.5

4.75

5.0

5.5

5.25

Operating Ambient Temperature Range

–55

125

°C

Output Current — High

Output Current — Low

54, 74

–0.4

4.0

8.0

FAST AND LS TTL DATA

5-177

12 3 4

中文翻译

下载PDF

与SN54LS107A相关器件

型号	品牌	获取价格	描述	数据表
SN54LS107AFK	TI	获取价格	DUAL J-K FLIP-FLOPS WITH CLEAR
SN54LS107AJ	TI	获取价格	DUAL J-K FLIP-FLOPS WITH CLEAR
SN54LS107AJ	MOTOROLA	获取价格	LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP14, CERAM
SN54LS107AJD	MOTOROLA	获取价格	暂无描述
SN54LS107AW	ROCHESTER	获取价格	J-K Flip-Flop
SN54LS107J	MOTOROLA	获取价格	DUAL JK NEGATIVE EDGE-TRIGGERED FLIP-FLOP
SN54LS109A	MOTOROLA	获取价格	DUAL JK POSITIVE EDGE-TRIGGERED FLIP-FLOP
SN54LS109A	TI	获取价格	DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN54LS109AFK	TI	获取价格	DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR
SN54LS109AJ	TI	获取价格	DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR