5秒后页面跳转
SN54HC191J PDF预览

SN54HC191J

更新时间: 2024-11-01 23:03:03
品牌 Logo 应用领域
德州仪器 - TI 计数器
页数 文件大小 规格书
10页 158K
描述
4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS

SN54HC191J 技术参数

生命周期:Active零件包装代码:DIP
包装说明:DIP, DIP16,.3针数:16
Reach Compliance Code:not_compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:5.15其他特性:RCO OUTPUT
计数方向:BIDIRECTIONAL系列:HC/UH
JESD-30 代码:R-GDIP-T16长度:19.56 mm
负载电容(CL):50 pF负载/预设输入:YES
逻辑集成电路类型:BINARY COUNTER最大频率@ Nom-Sup:14000000 Hz
最大I(ol):0.0052 A工作模式:SYNCHRONOUS
位数:4功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
包装方法:TUBE峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/6 V最大电源电流(ICC):0.08 mA
Prop。Delay @ Nom-Sup:41 ns传播延迟(tpd):288 ns
认证状态:Not Qualified座面最大高度:5.08 mm
子类别:Counters最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:NO技术:CMOS
温度等级:MILITARY端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:6.92 mm最小 fmax:16 MHz
Base Number Matches:1

SN54HC191J 数据手册

 浏览型号SN54HC191J的Datasheet PDF文件第2页浏览型号SN54HC191J的Datasheet PDF文件第3页浏览型号SN54HC191J的Datasheet PDF文件第4页浏览型号SN54HC191J的Datasheet PDF文件第5页浏览型号SN54HC191J的Datasheet PDF文件第6页浏览型号SN54HC191J的Datasheet PDF文件第7页 
SN54HC191, SN74HC191  
4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS  
SCLS121B – DECEMBER 1982 – REVISED MAY 1997  
SN54HC191 . . . J OR W PACKAGE  
SN74HC191 . . . D OR N PACKAGE  
Single Down/Up Count-Control Line  
Look-Ahead Circuitry Enhances Speed of  
Cascaded Counters  
(TOP VIEW)  
B
V
A
Fully Synchronous in Count Modes  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
CC  
Q
B
A
Asynchronously Presettable With Load  
Control  
Q
CLK  
CTEN  
D/U  
RCO  
Package Options Include Plastic  
Small-Outline (D) and Ceramic Flat (W)  
Packages, Ceramic Chip Carriers (FK), and  
Standard Plastic (N) and Ceramic (J)  
300-mil DIPs  
12 MAX/MIN  
11  
10  
9
Q
Q
LOAD  
C
D
C
D
GND  
description  
SN54HC191 . . . FK PACKAGE  
(TOP VIEW)  
The ’HC191 are 4-bit synchronous, reversible,  
up/down binary counters. Synchronous counting  
operation is provided by having all flip-flops  
clocked simultaneously so that the outputs  
change coincident with each other when  
instructed by the steering logic. This mode of  
operation eliminates the output counting spikes  
normally associated with asynchronous (ripple-  
clock) counters.  
3
2
1
20 19  
18  
CLK  
RCO  
NC  
Q
4
5
6
7
8
A
CTEN  
NC  
17  
16  
15 MAX/MIN  
14  
9 10 11 12 13  
D/U  
LOAD  
Q
C
The outputs of the four flip-flops are triggered on  
a low-to-high-level transition of the clock (CLK)  
input if the count-enable (CTEN) input is low. A  
high at CTEN inhibits counting. The direction of  
the count is determined by the level of the  
down/up (D/U) input. When D/Uislow, thecounter  
counts up, and when D/U is high, it counts down.  
NC – No internal connection  
These counters feature a fully independent clock circuit. Change at the control (CTEN and D/U) inputs that  
modifies the operating mode have no effect on the contents of the counter until clocking occurs. The function  
of the counter is dictated solely by the condition meeting the stable setup and hold times.  
These counters are fully programmable; that is, each of the outputs can be preset to either level by placing a  
low on the load (LOAD) input and entering the desired data at the data inputs. The output changes to agree with  
the data inputs independently of the level of CLK. This feature allows the counters to be used as modulo-N  
dividers by simply modifying the count length with the preset inputs.  
Two outputs are available to perform the cascading function: ripple clock (RCO) and maximum/minimum  
(MAX/MIN) count. MAX/MIN produces a high-level output pulse with a duration approximately equal to one  
complete cycle of the clock while the count is zero (all outputs low) counting down, or maximum (9 or 15)  
counting up. RCO produces a low-level output pulse under those same conditions, but only while CLK is low.  
The counters can be easily cascaded by feeding RCO to CTEN of the succeeding counter if parallel clocking  
is used, or to CLK if parallel enabling is used. MAX/MIN can be used to accomplish look ahead for high-speed  
operation.  
The SN54HC191 is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74HC191 is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 1997, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN54HC191J 替代型号

型号 品牌 替代类型 描述 数据表
CD74HC191MG4 TI

完全替代

SYNCHORONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL
CD74HC191MT TI

完全替代

SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL
CD74HC191M TI

完全替代

SYNCHRONOUS UP/DOWN COUNTERS WITH DOWN/UP MODE CONTROL

与SN54HC191J相关器件

型号 品牌 获取价格 描述 数据表
SN54HC191J-00 TI

获取价格

HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDIP16
SN54HC191TDE1 TI

获取价格

4 位同步加/减二进制计数器 | TD | 0 | 25 to 25
SN54HC191TDE2 TI

获取价格

4 位同步加/减二进制计数器 | TD | 0 | 25 to 25
SN54HC191W TI

获取价格

4-BIT SYNCHRONOUS UP/DOWN BINARY COUNTERS
SN54HC191WR TI

获取价格

HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL BINARY COUNTER, CDFP16, CERA
SN54HC192FK ROCHESTER

获取价格

Binary Counter,
SN54HC192J-00 TI

获取价格

HC/UH SERIES, SYN POSITIVE EDGE TRIGGERED 4-BIT BIDIRECTIONAL DECADE COUNTER, CDIP16, CERA
SN54HC193 TI

获取价格

4-BIT SYNCHRONOUS UP/DOWN COUNTERS DUAL CLOCK WITH CLEAR
SN54HC193_15 TI

获取价格

4-BIT SYNCHRONOUS UP/DOWN COUNTERS DUAL CLOCK WITH CLEAR
SN54HC193FH TI

获取价格

IC,COUNTER,UP/DOWN,4-BIT BINARY,HC-CMOS,LLCC,20PIN,CERAMIC