5秒后页面跳转
捷配首页

Datasheet > SN54ABT162827A
SN54ABT162827A PDF预览

SN54ABT162827A

更新时间： 2024-09-12 23:06:07
品牌 Logo 应用领域
德州仪器 - TI 驱动器输出元件
页数 文件大小 规格书
11页 203K
描述
20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN54ABT162827A 数据手册

 浏览型号SN54ABT162827A的Datasheet PDF文件第2页浏览型号SN54ABT162827A的Datasheet PDF文件第3页浏览型号SN54ABT162827A的Datasheet PDF文件第4页浏览型号SN54ABT162827A的Datasheet PDF文件第5页浏览型号SN54ABT162827A的Datasheet PDF文件第6页浏览型号SN54ABT162827A的Datasheet PDF文件第7页 
ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢇ ꢈ ꢉ ꢊ ꢉ ꢋ ꢄꢌ ꢀꢁ ꢋꢃ ꢄꢅ ꢆꢇ ꢈꢉ ꢊꢉꢋ ꢄ  
ꢉ ꢍ ꢎꢅꢏ ꢆ ꢅꢐꢑ ꢑ ꢒꢓꢀꢔ ꢕ ꢓꢏ ꢖ ꢒꢓ ꢀ  
ꢗ ꢏꢆ ꢘ ꢙ ꢎꢀꢆꢄꢆ ꢒ ꢚ ꢐꢆ ꢛ ꢐꢆꢀ  
SCBS248F − JULY 1993 − REVISED JUNE 2004  
SN54ABT162827A . . . WD PACKAGE  
SN74ABT162827A . . . DGG OR DL PACKAGE  
(TOP VIEW)  
D
D
Members of the Texas Instruments  
WidebusFamily  
Output Ports Have Equivalent 25-Ω Series  
Resistors, So No External Resistors Are  
Required  
1
56  
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
1OE1  
1Y1  
1Y2  
GND  
1Y3  
1Y4  
1OE2  
1A1  
1A2  
GND  
1A3  
1A4  
2
D
D
D
D
D
D
High-Impedance State During Power Up  
and Power Down  
3
4
5
Typical V  
(Output Ground Bounce)  
OLP  
6
<1 V at V  
= 5 V, T = 25°C  
CC  
A
7
V
V
CC  
CC  
Distributed V  
High-Speed Switching Noise  
and GND Pins Minimize  
CC  
8
1Y5  
1Y6  
1Y7  
GND  
1Y8  
1Y9  
1Y10  
2Y1  
2Y2  
2Y3  
GND  
2Y4  
2Y5  
2Y6  
1A5  
1A6  
1A7  
GND  
1A8  
1A9  
1A10  
2A1  
2A2  
2A3  
GND  
2A4  
2A5  
2A6  
9
I
and Power-Up 3-State Support Hot  
off  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
Insertion  
Flow-Through Architecture Optimizes PCB  
Layout  
Latch-Up Performance Exceeds 500 mA Per  
JEDEC Standard JESD-17  
D ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
description/ordering information  
The ’ABT162827A devices are noninverting  
20-bit buffers composed of two 10-bit buffers with  
separate output-enable signals. For either 10-bit  
buffer, the two output-enable (1OE1 and 1OE2, or  
2OE1 and 2OE2) inputs must both be low for the  
corresponding Y outputs to be active. If either  
output-enable input is high, the outputs of that  
10-bit buffer are in the high-impedance state.  
V
V
CC  
CC  
2Y7  
2Y8  
GND  
2Y9  
2Y10  
2OE1  
2A7  
2A8  
GND  
2A9  
2A10  
2OE2  
The outputs, which are designed to source or sink  
up to 12 mA, include equivalent 25-Ω series  
resistors to reduce overshoot and undershoot.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
†
PACKAGE  
T
A
Tube  
SN74ABT162827ADL  
SSOP − DL  
ABT162827A  
Tape and reel  
SN74ABT162827ADLR  
SN74ABT162827ADGGR  
SNJ54ABT162827AWD  
−40°C to 85°C  
−55°C to 125°C  
TSSOP − DGG Tape and reel  
CFP − WD Tube  
ABT162827A  
SNJ54ABT162827AWD  
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are  
available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus is a trademark of Texas Instruments.  
Copyright 2004, Texas Instruments Incorporated  
ꢐ ꢁ ꢜꢒꢀꢀ ꢚ ꢆꢘ ꢒꢓꢗ ꢏꢀ ꢒ ꢁ ꢚꢆꢒꢕ ꢝꢞ ꢟꢠ ꢡꢢꢣ ꢤꢥꢦ ꢧꢝ ꢣꢢ ꢧꢝꢨ ꢟꢧꢠ ꢛꢓ ꢚ ꢕ ꢐ ꢩꢆ ꢏꢚ ꢁ  
ꢝ
ꢕ
ꢄ
ꢆ
ꢄ
ꢟ
ꢧ
ꢪ
ꢢ
ꢫ
ꢥ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢣ
ꢤ
ꢫ
ꢫ
ꢦ
ꢧ
ꢝ
ꢨ
ꢠ
ꢢ
ꢪ
ꢬ
ꢤ
ꢭ
ꢮ
ꢟ
ꢣ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢡ
ꢨ
ꢦ
ꢯ
ꢛ
ꢫ
ꢢ
ꢡ
ꢤ
ꢣ
ꢝ
ꢠ
ꢣ
ꢢ
ꢧ
ꢪ
ꢢ
ꢫ
ꢥ
ꢝ
ꢢ
ꢠ
ꢬ
ꢦ
ꢣ
ꢟ
ꢪꢟ  
ꢣ
ꢨ
ꢝ
ꢟ
ꢢ
ꢧ
ꢠ
ꢬ
ꢦ
ꢫ
ꢝ
ꢞ
ꢦ
ꢝ
ꢦ
ꢫ
ꢥ
ꢠ
ꢢ
ꢪ
ꢆ
ꢦ
ꢰ
ꢨ
ꢠ
ꢏ
ꢧ
ꢠ
ꢝ
ꢫ
ꢤ
ꢥ
ꢦꢧ  
ꢝ
ꢠ
ꢠꢝ  
ꢨ
ꢧ
ꢡ
ꢨ
ꢫ
ꢡ
ꢱ
ꢨ
ꢫ
ꢫ
ꢨ
ꢧ
ꢝ
ꢲ
ꢯ
ꢛ
ꢫ
ꢢ
ꢡ
ꢤ
ꢣ
ꢝ
ꢟ
ꢢ
ꢧ
ꢬꢨ ꢫ ꢨ ꢥ ꢦ ꢝ ꢦ ꢫ ꢠ ꢯ  
ꢬ
ꢫ
ꢢ
ꢣ
ꢦ
ꢠ
ꢠ
ꢟ
ꢧ
ꢳ
ꢡ
ꢢ
ꢦꢠ  
ꢧ
ꢢ
ꢝ
ꢧ
ꢦ
ꢣꢦ  
ꢠ
ꢠ
ꢨ
ꢫ
ꢟ
ꢮ
ꢲ
ꢟ
ꢧ
ꢣ
ꢮ
ꢤ
ꢡ
ꢦ
ꢝ
ꢦ
ꢠ
ꢝ
ꢟ
ꢧ
ꢳ
ꢢ
ꢪ
ꢨ
ꢮ
ꢮ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...11

中文翻译

下载PDF

与SN54ABT162827A相关器件

型号 品牌 获取价格 描述 数据表
SN54ABT162827AWD TI

获取价格

 		20-BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN54ABT16283A TI

获取价格

 		18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN54ABT162841 TI

获取价格

 		20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT162841WD TI

获取价格

 		20-BIT BUS-INTERFACE D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT16373 TI

获取价格

 		16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT16373A TI

获取价格

 		16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT16373A_07 TI

获取价格

 		16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT16373A_08 TI

获取价格

 		16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT16373AWD TI

获取价格

 		16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
SN54ABT16373WD TI

获取价格

 		ABT SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, CDFP48, 0.380 INCH, CERAMIC, FINE PITCH, DFP-4

与SN54ABT162827A相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证