5秒后页面跳转
SC26C198A1A PDF预览

SC26C198A1A

更新时间: 2024-09-14 22:50:19
品牌 Logo 应用领域
恩智浦 - NXP /
页数 文件大小 规格书
49页 355K
描述
Octal UART with TTL compatibility at 3.3V and 5V supply voltages

SC26C198A1A 技术参数

生命周期:Obsolete零件包装代码:LCC
包装说明:QCCJ, LDCC84,1.2SQ针数:84
Reach Compliance Code:unknownHTS代码:8542.31.00.01
风险等级:5.84地址总线宽度:8
边界扫描:NO最大时钟频率:8 MHz
通信协议:ASYNC, BIT数据编码/解码方法:NRZ
最大数据传输速率:0.06103515625 MBps外部数据总线宽度:8
JESD-30 代码:S-PQCC-J84长度:29.3116 mm
低功率模式:YESDMA 通道数量:
I/O 线路数量:3串行 I/O 数:8
端子数量:84片上数据RAM宽度:
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:QCCJ
封装等效代码:LDCC84,1.2SQ封装形状:SQUARE
封装形式:CHIP CARRIER电源:5 V
认证状态:Not QualifiedRAM(字数):0
座面最大高度:4.57 mm子类别:Serial IO/Communication Controllers
最大压摆率:200 mA最大供电电压:5.5 V
最小供电电压:4.5 V标称供电电压:5 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:J BEND
端子节距:1.27 mm端子位置:QUAD
宽度:29.3116 mmuPs/uCs/外围集成电路类型:SERIAL IO/COMMUNICATION CONTROLLER, SERIAL
Base Number Matches:1

SC26C198A1A 数据手册

 浏览型号SC26C198A1A的Datasheet PDF文件第2页浏览型号SC26C198A1A的Datasheet PDF文件第3页浏览型号SC26C198A1A的Datasheet PDF文件第4页浏览型号SC26C198A1A的Datasheet PDF文件第5页浏览型号SC26C198A1A的Datasheet PDF文件第6页浏览型号SC26C198A1A的Datasheet PDF文件第7页 
Philips Semiconductors  
Product specification  
Octal UART with TTL compatibility at 3.3V  
and 5V supply voltages  
SC26C198 SC68C198  
SC26L198 SC68L198  
Table of Contents  
Register Map Detail . . . . . . . . . . . . . . . . . . . . . . . . 364  
Reset Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . 372  
Device Configuration after Hardware Reset or CRa cmd=x1F 372  
Cleared registers: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 372  
Clears Modes for: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 372  
Disables: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 372  
Halts: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 372  
Limitations: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 373  
DC Electrical Specifications  
(26C198 and 68C198) . . . . . . . . . . . . . . . . . . . . . . . 373  
DC Electrical Specifications  
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 336  
Uses . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 337  
Features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 337  
Pin Configurations . . . . . . . . . . . . . . . . . . . . . . . . . 338  
Pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 338  
Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 339  
Absolute Maximum Ratings . . . . . . . . . . . . . . . . . 339  
Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 340  
Functional Description . . . . . . . . . . . . . . . . . . . . . 340  
Conceptual Overview . . . . . . . . . . . . . . . . . . . . . . . 340  
Host Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 340  
Asynchronous bus cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . 340  
Synchronous bus cycle . . . . . . . . . . . . . . . . . . . . . . . . . . . . 340  
Timing Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 341  
Crystal Oscillator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 341  
Sclk – System Clock . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 341  
Baud Rate Generator BRG . . . . . . . . . . . . . . . . . . . . . . . . 341  
(26L198 and 68L198) . . . . . . . . . . . . . . . . . . . . . . . 376  
AC Electrical Characteristics5 (26L198 and  
68L198) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 377  
INDEX . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 383  
DESCRIPTION  
BRG Counters (Used for random baud rate generation)  
341  
The Philips 26C198 Octal UART is a single chip CMOS–LSI  
communications device that provides 8 full-duplex asynchronous  
channels with significantly deeper 16 byte FIFOs, Automatic  
in–band flow control using Xon/Xoff characters defined by the user  
and address recognition in the wake up mode. Synchronous bus  
interface is used for all communication between host and OCTART.  
It is fabricated using Philips 1.0 micron CMOS technology that  
combines the benefits of low cost, high density and low power  
consumption.  
Channel Blocks . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 341  
Character Recognition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 341  
Interrupt Control . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342  
Global Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342  
I/O Ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342  
Detailed Descriptions . . . . . . . . . . . . . . . . . . . . . . . 342  
Receiver and Transmitter . . . . . . . . . . . . . . . . . . . 342  
Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342  
Transmitter Status Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 342  
Transmission of ”break” . . . . . . . . . . . . . . . . . . . . . . . . . . . . 343  
1x and 16x modes, Transmitter . . . . . . . . . . . . . . . . . . . . . 343  
Transmitter FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 343  
Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 343  
1x and 16x mode, Receiver . . . . . . . . . . . . . . . . . . . . . . . . . 343  
Receiver Status Bits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 343  
Receiver FIFO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 344  
RxFIFO Status: Status reporting modes . . . . . . . . . . . . . . 344  
I/O ports . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 344  
General Purpose Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 345  
Global Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 345  
Character Recognition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 345  
Xon Xoff Characters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 345  
Multi-drop or Wake up or 9 bit mode . . . . . . . . . . . . . . . . . 345  
Character Stripping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 345  
Interrupt Arbitration and IRQN generation . . . . . . . . . . . . . . . . 345  
IACKN Cycle, Update CIR . . . . . . . . . . . . . . . . . . . . . . . . . . 346  
Polling . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 346  
Enabling and Activating Interrupt sources . . . . . . . . . . . . . 346  
Setting Interrupt Priorities . . . . . . . . . . . . . . . . . . . . . . . . . . 346  
Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . 347  
Major Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 347  
Minor Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 348  
Watch-dog Timer Time–out Mode . . . . . . . . . . . . . . . . . . . 348  
Wake Up Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 348  
Xon/Xoff Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 349  
REGISTER DEfiniTIONS . . . . . . . . . . . . . . . . . . . . 351  
MR – Mode Registers . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 351  
UCIR – Update CIR . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 360  
The operating speed of each receiver and transmitter can be  
selected independently from one of 22 fixed baud rates, a 16X clock  
derived from one of two programmable baud rate counters or one of  
three external 16X clocks (1 available at 1x clock rate). The baud  
rate generator and counter can operate directly from a crystal or  
from seven other external or internal clock inputs. The ability to  
independently program the operating speed of the receiver and  
transmitter makes the Octal UART particularly attractive for dual  
speed full duplex channel applications such as clustered terminal  
systems. The receivers and transmitters are buffered with FIFOs of  
16 characters to minimize the potential for receiver overrun and to  
reduce interrupt overhead. In addition, a handshaking capability and  
in–band flow control are provided to disable a remote UART  
transmitter when the receiver buffer is full or nearly so.  
To minimize interrupt overhead an interrupt arbitration system is  
included which reports the context of the interrupting UART via  
direct access or through the modification of the interrupt vector. The  
context of the interrupt is reported as channel number, type of  
device interrupting ( receiver COS etc.) and, for transmitters or  
receivers, the fill level of the FIFO.  
The Octal UART provides a power down mode in which the  
oscillator is stopped but the register contents are maintained. This  
results in reduced power consumption of several orders of  
magnitudes. The Octal UART is fully TTL compatible when  
operating from a single +5V power supply. Operation at 3.3 volts is  
maintained with CMOS interface levels.  
General Purpose Output Pin Control . . . . . . . . 361  
Register Maps . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 363  
Register Map Summary . . . . . . . . . . . . . . . . . . . . . 363  
The device also offered in a version which maintains TTL input and  
output levels while operating with a 3.3 volt power supply.  
336  
1995 May 1  
853-1756 15179  

与SC26C198A1A相关器件

型号 品牌 获取价格 描述 数据表
SC26C198C1A NXP

获取价格

Octal UART with TTL compatibility at 3.3V and 5V supply voltages
SC26C198C1A-T NXP

获取价格

IC 8 CHANNEL(S), 500K bps, SERIAL COMM CONTROLLER, PQCC84, Serial IO/Communication Control
SC26C460A68 PHILIPS

获取价格

DMA Controller, CMOS, PQCC68
SC26C460A68 YAGEO

获取价格

Microprocessor Circuit, CMOS, PQCC68
SC26C460A68-T YAGEO

获取价格

Microprocessor Circuit, CMOS, PQCC68
SC26C460C6A NXP

获取价格

32 CHANNEL(S), 16MHz, DMA CONTROLLER, PQCC68, PLASTIC, LCC-68
SC26C460C6A-T NXP

获取价格

32 CHANNEL(S), 16MHz, DMA CONTROLLER, PQCC68, PLASTIC, LCC-68
SC26C562 NXP

获取价格

CMOS dual universal serial communications controller CDUSCC
SC26C562_06 NXP

获取价格

CMOS dual universal serial communications controller (CDUSCC)
SC26C562A8A NXP

获取价格

CMOS dual universal serial communications controller CDUSCC