5秒后页面跳转
QL3012-1PF100C PDF预览

QL3012-1PF100C

更新时间: 2024-09-13 23:30:39
品牌 Logo 应用领域
其他 - ETC 现场可编程门阵列
页数 文件大小 规格书
8页 200K
描述
Field Programmable Gate Array (FPGA)

QL3012-1PF100C 数据手册

 浏览型号QL3012-1PF100C的Datasheet PDF文件第2页浏览型号QL3012-1PF100C的Datasheet PDF文件第3页浏览型号QL3012-1PF100C的Datasheet PDF文件第4页浏览型号QL3012-1PF100C的Datasheet PDF文件第5页浏览型号QL3012-1PF100C的Datasheet PDF文件第6页浏览型号QL3012-1PF100C的Datasheet PDF文件第7页 
QL3012 - pASIC 3 FPGATM  
12,000 Usable PLD Gate pASIC 3 FPGA Combining High Performance and High Density  
QL3012 - pASIC 3 FPGA  
D
EVICE  
H
IGHLIGHTS  
Device Highlights  
High Performance & High Density  
12,000 Usable PLD Gates with 118 I/Os  
16-bit counter speeds over 300 MHz, data path speeds over  
400 MHz  
0.35um four-layer metal non-volatile CMOS process for  
smallest die sizes  
Easy to Use / Fast Development Cycles  
100% routable with 100% utilization and complete  
pin-out stability  
Variable-grain logic cells provide high performance and  
100% utilization  
Comprehensive design tools include high quality  
Verilog/VHDL synthesis  
FIGURE 1. 320 Logic Cells  
Advanced I/O Capabilites  
Interfaces with both 3.3 volt and 5.0 volt devices  
PCI compliant with 3.3V and 5.0V buses for -1/-2/-3/-4  
speed grades  
P
RODUCT  
S
UMMARY  
Full JTAG boundary scan  
Product Summary  
Registered I/O cells with individually controlled clocks and  
output enables  
The QL3012 is a 12,000 usable PLD gate member of  
the pASIC 3 family of FPGAs. pASIC 3 FPGAs are  
fabricated on a 0.35mm four-layer metal process  
using QuickLogics patented ViaLink technology to  
provide a unique combination of high performance,  
high density, low cost, and extreme ease-of-use.  
Total of 118 I/O Pins  
110 bidirectional input/output pins, PCI-compliant for 5.0 volt  
and 3.3 volt buses for -1/-2/-3/-4 speed grades  
4 high-drive input-only pins  
4 high-drive input/distributed network pins  
The QL3012 contains 320 logic cells. With a  
maximum of 118 I/Os, the QL3012 is available in  
84-pin PLCC, 100-pin TQFP, and 144-pin TQFP  
packages.  
Four Low-Skew Distributed Networks  
Two array clock/control networks available to the logic cell flip-  
flop clock, set and reset inputs - each driven by an input-only pin  
Six global clock/control networks available to the logic cell F1,  
clock set and reset inputs and the input and I/O register clock,  
reset and enable inputs as well as the output enable control - each  
driven by an input-only or I/O pin, or any logic cell output or I/O  
cell feedback  
Software support for the complete pASIC 3 family,  
including the QL3012, is available through three basic  
packages. The turnkey QuickWorkspackage  
provides the most complete FPGA software solution  
from design entry to logic synthesis, to place and  
route, to simulation. The QuickToolsTM for  
Workstations package provides a solution for  
designers who use Cadence, Exemplar, Mentor,  
Synopsys, Synplicity, Viewlogic, Veribest, or other  
third-party tools for design entry, synthesis, or  
simulation.  
High Performance  
Input + logic cell + output total delays under 6 ns  
Data path speeds over 400 MHz  
Counter speeds over 300 MHz  
QL3012 Rev C  
7-19  

与QL3012-1PF100C相关器件

型号 品牌 获取价格 描述 数据表
QL3012-1PF100I ETC

获取价格

Field Programmable Gate Array (FPGA)
QL3012-1PF100M ETC

获取价格

Field Programmable Gate Array (FPGA)
QL3012-1PF144C ETC

获取价格

Field Programmable Gate Array (FPGA)
QL3012-1PF144I ETC

获取价格

Field Programmable Gate Array (FPGA)
QL3012-1PF144M ETC

获取价格

Field Programmable Gate Array (FPGA)
QL3012-1PL84C ETC

获取价格

Field Programmable Gate Array (FPGA)
QL3012-1PL84I ETC

获取价格

Field Programmable Gate Array (FPGA)
QL3012-1PL84M ETC

获取价格

Field Programmable Gate Array (FPGA)
QL3012-1PQ208M ETC

获取价格

60,000 Usable PLD Gate pASIC3 FPGA Combining High Performance and High Density
QL3012-2PF100C ETC

获取价格

Field Programmable Gate Array (FPGA)