5秒后页面跳转
PCS2I3805AG-20-DT PDF预览

PCS2I3805AG-20-DT

更新时间: 2024-11-01 07:03:35
品牌 Logo 应用领域
PULSECORE 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
12页 232K
描述
3.3V CMOS Buffer Clock Driver

PCS2I3805AG-20-DT 技术参数

生命周期:Obsolete包装说明:GREEN, QSOP-20
Reach Compliance Code:unknown风险等级:5.84
Is Samacsys:N系列:3805
输入调节:DIFFERENTIAL LATCHEDJESD-30 代码:R-PDSO-G20
长度:8.65 mm逻辑集成电路类型:PLL BASED CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:20实输出次数:5
最高工作温度:85 °C最低工作温度:-40 °C
输出特性:3-STATE封装主体材料:PLASTIC/EPOXY
封装代码:SSOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, SHRINK PITCH传播延迟(tpd):5.2 ns
认证状态:Not QualifiedSame Edge Skew-Max(tskwd):0.6 ns
座面最大高度:1.73 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):3 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:GULL WING
端子节距:0.635 mm端子位置:DUAL
宽度:3.9 mmBase Number Matches:1

PCS2I3805AG-20-DT 数据手册

 浏览型号PCS2I3805AG-20-DT的Datasheet PDF文件第2页浏览型号PCS2I3805AG-20-DT的Datasheet PDF文件第3页浏览型号PCS2I3805AG-20-DT的Datasheet PDF文件第4页浏览型号PCS2I3805AG-20-DT的Datasheet PDF文件第5页浏览型号PCS2I3805AG-20-DT的Datasheet PDF文件第6页浏览型号PCS2I3805AG-20-DT的Datasheet PDF文件第7页 
September 2006  
rev 0.3  
PCS2P3805A  
3.3V CMOS Buffer Clock Driver  
Functional Description  
Features  
Advanced CMOS Technology  
The PCS2P3805A is a 3.3V, non-inverting clock driver built  
using advanced CMOS technology. The device consists of  
two banks of drivers, each with a 1:5 fanout and its own  
output enable control. The device has a "heartbeat" monitor  
for diagnostics and PLL driving. The MON output is  
identical to all other outputs and complies with the output  
specifications in this document. The PCS2P3805A offers  
low capacitance inputs.  
Guaranteed low skew < 500pS (max.)  
Very low duty cycle distortion < 1.0nS (max)  
Very low CMOS power levels  
TTL compatible inputs and outputs  
Inputs can be driven from 3.3V or 5V components  
Two independent output banks with 3-state control  
1:5 fanout per bank  
"Heartbeat" monitor output  
VCC = 3.3V ± 0.3V  
The PCS2P3805A is designed for high speed clock  
distribution where signal quality and skew are critical. The  
PCS2P3805A also allows single point-to-point transmission  
line driving in applications such as address distribution,  
where one signal must be distributed to multiple receivers  
with low skew and high signal quality.  
Available in SSOP, SOIC and QSOP Packages  
Block Diagram  
OEA  
INA  
5
OA1 – OA5  
5
INB  
OB1 – OB5  
MON  
OEB  
PulseCore Semiconductor Corporation  
1715 S. Bascom Ave Suite 200, Campbell, CA 95008 Tel: 408-879-9077 Fax: 408-879-9018  
www.pulsecoresemi.com  
Notice: The information in this document is subject to change without notice.  

与PCS2I3805AG-20-DT相关器件

型号 品牌 获取价格 描述 数据表
PCS2I3805AG-20-SR PULSECORE

获取价格

3.3V CMOS Buffer Clock Driver
PCS2I3805AG-20-ST PULSECORE

获取价格

3.3V CMOS Buffer Clock Driver
PCS2I3805EG-20-AR PULSECORE

获取价格

3.3V CMOS Dual 1-To-5 Clock Driver
PCS2I3805EG-20-AT PULSECORE

获取价格

3.3V CMOS Dual 1-To-5 Clock Driver
PCS2I3805EG-20-DR PULSECORE

获取价格

3.3V CMOS Dual 1-To-5 Clock Driver
PCS2I3805EG-20-DT PULSECORE

获取价格

3.3V CMOS Dual 1-To-5 Clock Driver
PCS2I5T9050AF-28TR PULSECORE

获取价格

2.5V Single Data Rate1:5 Clock Buffer Terabuffer
PCS2I5T9050AF-28TT PULSECORE

获取价格

2.5V Single Data Rate1:5 Clock Buffer Terabuffer
PCS2I5T9050AG-28TR PULSECORE

获取价格

2.5V Single Data Rate1:5 Clock Buffer Terabuffer
PCS2I5T9050AG-28TT PULSECORE

获取价格

2.5V Single Data Rate1:5 Clock Buffer Terabuffer