5秒后页面跳转
PCS2I5T907AG-48TR PDF预览

PCS2I5T907AG-48TR

更新时间: 2024-11-01 05:59:55
品牌 Logo 应用领域
PULSECORE 时钟驱动器逻辑集成电路光电二极管
页数 文件大小 规格书
21页 745K
描述
2.5V Single Data Rate 1:10 Clock Buffer Terabuffer

PCS2I5T907AG-48TR 技术参数

生命周期:Obsolete包装说明:6.10 MM, GREEN, MO-153ED, TSSOP-48
Reach Compliance Code:unknown风险等级:5.84
Is Samacsys:N系列:907
输入调节:DIFFERENTIALJESD-30 代码:R-PDSO-G48
长度:12.5 mm逻辑集成电路类型:LOW SKEW CLOCK DRIVER
功能数量:1反相输出次数:
端子数量:48实输出次数:10
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
传播延迟(tpd):2.5 ns认证状态:Not Qualified
Same Edge Skew-Max(tskwd):0.025 ns座面最大高度:1.2 mm
最大供电电压 (Vsup):2.6 V最小供电电压 (Vsup):2.4 V
标称供电电压 (Vsup):2.5 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.5 mm
端子位置:DUAL宽度:6.1 mm
最小 fmax:250 MHzBase Number Matches:1

PCS2I5T907AG-48TR 数据手册

 浏览型号PCS2I5T907AG-48TR的Datasheet PDF文件第2页浏览型号PCS2I5T907AG-48TR的Datasheet PDF文件第3页浏览型号PCS2I5T907AG-48TR的Datasheet PDF文件第4页浏览型号PCS2I5T907AG-48TR的Datasheet PDF文件第5页浏览型号PCS2I5T907AG-48TR的Datasheet PDF文件第6页浏览型号PCS2I5T907AG-48TR的Datasheet PDF文件第7页 
September 2006  
rev 0.2  
PCS2P5T907A  
2.5V Single Data Rate 1:10 Clock Buffer Terabuffer  
Functional Description  
Features  
Guaranteed Low Skew < 25pS (max)  
The PCS2P5T907A 2.5V single data rate (SDR) clock  
buffer is a user-selectable single-ended or differential input  
to ten single-ended outputs buffer built on advanced metal  
CMOS technology. The SDR clock buffer fanout from a  
single or differential input to ten single-ended outputs  
reduces the loading on the preceding driver and provides  
an efficient clock distribution network. The PCS2P5T907A  
can act as a translator from a differential HSTL, eHSTL,  
1.8V/2.5V LVTTL, LVEPECL, or single-ended 1.8V/2.5V  
LVTTL input to HSTL, eHSTL, 1.8V/2.5V LVTTL outputs.  
Selectable interface is controlled by 3-level input signals  
that may be hard-wired to appropriate high-mid-low levels.  
Very low duty cycle distortion  
High speed propagation delay < 2.5nS. (max)  
Up to 250MHz operation  
Very low CMOS power levels  
1.5V VDDQ for HSTL interface  
Hot Insertable and over-voltage tolerant inputs  
3-level inputs for selectable interface  
Selectable HSTL, eHSTL, 1.8V / 2.5V LVTTL, or  
LVEPECL input interface  
Selectable differential or single-ended inputs and  
ten single ended outputs  
2.5V Supply Voltage  
The PCS2P5T907A has two output banks that can be  
asynchronously enabled/ disabled. Multiple power and  
grounds reduce noise.  
Available in TSSOP Package  
Applications:  
PCS2P5T907A is targeted towards Clock and signal  
distribution applications.  
PulseCore Semiconductor Corporation  
1715 S. Bascom Ave Suite 200, Campbell, CA 95008 Tel: 408-879-9077 Fax: 408-879-9018  
www.pulsecoresemi.com  
Notice: The information in this document is subject to change without notice.  

与PCS2I5T907AG-48TR相关器件

型号 品牌 获取价格 描述 数据表
PCS2I5T907AG-48TT PULSECORE

获取价格

2.5V Single Data Rate 1:10 Clock Buffer Terabuffer
PCS2I5T915AG PULSECORE

获取价格

Low Voltage (2.5V) High Accuracy 1:5 Clock Fan-Out Buffer
PCS2I9940L PULSECORE

获取价格

Low Voltage 1:18 Clock Distribution Chip
PCS2I9940LG-32-ER PULSECORE

获取价格

Low Voltage 1:18 Clock Distribution Chip
PCS2I9940LG-32-ET PULSECORE

获取价格

Low Voltage 1:18 Clock Distribution Chip
PCS2I9940LG-32-LR PULSECORE

获取价格

Low Voltage 1:18 Clock Distribution Chip
PCS2I9940LG-32-LT PULSECORE

获取价格

Low Voltage 1:18 Clock Distribution Chip
PCS2I9942C PULSECORE

获取价格

Low Voltage 1:18 Clock Distribution Chip
PCS2I9942CG-32-ER PULSECORE

获取价格

Low Voltage 1:18 Clock Distribution Chip
PCS2I9942CG-32-ET PULSECORE

获取价格

Low Voltage 1:18 Clock Distribution Chip