NTE4094B & NTE4094BT
Integrated Circuit
CMOS, 8−Stage Shift/Storage Register
Description:
The NTE4094B (16−Lead DIP) and NTE4094BT (SOIC−16) are 8−stage shift registers with a data latch
for each stage and a three−state output from each latch.
Data is shifted on the positive clock transition and is shifted from the seventh stage to two serial outputs.
The QS output data is for use in high−speed cascaded systems. The Q’S output data is shifted on the
following negative clock transition for use in low−speed cascaded systems.
Data from each stage of the shift register is latched on the negative transition of the strobe input. Data
propagates through the latch while strobe is high.
Outputs of the eight data latches are controlled by three−state buffers which are placed in the high−im-
pedance state by a logic Low on Output Enable.
Features:
D Three−State Outputs
D Capable of Driving Two Low−Power TTL Loads, One Low−Power Schottky TTL Load or Two
HTL Loads Over the Rated Temperature Range
D Input Diode Protection
D Data Latch
D Dual Outputs for Data Out on Both Positive and Negative Clock Transitions
D Useful for Serial−to−Parallel Data Conversion
D Three−State Bus Compatible
Absolute Maximum Ratings: (Voltages Referenced to VSS, Note 1)
DC Supply Voltage, VDD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 to +18.0V
Input Voltage (All Inputs), Vin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −0.5 to VDD + 0.5V
DC Current Drain (Per Pin), I . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10mA
Operating Temperature Range, TA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −55 to +125°C
Storage Temperature Range, Tstg . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . −65 to +150°C
Note 1. These devices contain circuitry to protect the inputs against damage due to high static
voltages or electric fields; however, it is advised that normal precautions be taken to avoid
application of any voltage higher than maximum rated voltages to this high impedance cir-
cuit. For proper operation is is recommended that Vin and Vout be constrained to the range
VSS ≤ (Vin or Vout) ≤ VDD.
Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or
VDD).