5秒后页面跳转
NLX3G16FMUTCG PDF预览

NLX3G16FMUTCG

更新时间: 2024-09-16 01:08:59
品牌 Logo 应用领域
安森美 - ONSEMI 光电二极管逻辑集成电路触发器
页数 文件大小 规格书
8页 72K
描述
Triple Non-Inverting Buffer

NLX3G16FMUTCG 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:DFN
包装说明:1.45 X 1 MM, 0.35 MM PITCH, LEAD FREE, UDFN-8针数:8
Reach Compliance Code:compliantHTS代码:8542.39.00.01
风险等级:5.77系列:3G
JESD-30 代码:R-PDSO-N8JESD-609代码:e4
长度:1.45 mm负载电容(CL):15 pF
逻辑集成电路类型:BUFFER最大I(ol):0.004 A
湿度敏感等级:1功能数量:3
输入次数:1端子数量:8
最高工作温度:125 °C最低工作温度:-55 °C
封装主体材料:PLASTIC/EPOXY封装代码:VSON
封装等效代码:SOLCC6,.04,14封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, VERY THIN PROFILE包装方法:TAPE AND REEL
电源:1.8/5 VProp。Delay @ Nom-Sup:12 ns
传播延迟(tpd):12 ns认证状态:Not Qualified
施密特触发器:NO座面最大高度:0.55 mm
子类别:Gates最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):1.65 V标称供电电压 (Vsup):1.8 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:NO LEAD端子节距:0.35 mm
端子位置:DUAL宽度:1 mm
Base Number Matches:1

NLX3G16FMUTCG 数据手册

 浏览型号NLX3G16FMUTCG的Datasheet PDF文件第2页浏览型号NLX3G16FMUTCG的Datasheet PDF文件第3页浏览型号NLX3G16FMUTCG的Datasheet PDF文件第4页浏览型号NLX3G16FMUTCG的Datasheet PDF文件第5页浏览型号NLX3G16FMUTCG的Datasheet PDF文件第6页浏览型号NLX3G16FMUTCG的Datasheet PDF文件第7页 
NLX3G16  
Triple Non-Inverting Buffer  
The NLX3G16 MiniGatet is an advanced high−speed CMOS  
triple non−inverting buffer in ultra−small footprint.  
The NLX3G16 input and output structures provide protection when  
voltages up to 7.0 V are applied, regardless of the supply voltage.  
www.onsemi.com  
MARKING  
Features  
High Speed: t = 1.8 ns (Typ) @ V = 5.0 V  
PD  
CC  
Designed for 1.65 V to 5.5 V V Operation  
CC  
DIAGRAMS  
Low Power Dissipation: I = 1 mA (Max) at T = 25°C  
CC  
A
24 mA Balanced Output Source and Sink Capability  
Balanced Propagation Delays  
UDFN8  
1.45 x 1.0  
X M  
CASE 517BZ  
1
Overvoltage Tolerant (OVT) Input and Output Pins  
Ultra−Small Packages  
UDFN8  
1.6 x 1.0  
CASE 517BY  
These are Pb−Free Devices  
X M  
X M  
1
1
2
3
4
8
7
6
5
IN A1  
OUT Y3  
IN A2  
V
CC  
UDFN8  
1.95 x 1.0  
CASE 517CA  
1
OUT Y1  
IN A3  
1
1
1
IN A1  
IN A2  
IN A3  
OUT Y1  
OUT Y2  
OUT Y3  
J or AD = Specific Device Code  
M
G
= Date Code  
= Pb−Free Package  
GND  
OUT Y2  
Figure 1. Pinout (Top View)  
Figure 2. Logic Symbol  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
PIN ASSIGNMENT  
IN A1  
FUNCTION TABLE  
1
2
3
4
5
6
7
8
A
Y
OUT Y3  
L
L
H
H
IN A2  
GND  
OUT Y2  
IN A3  
OUT Y1  
V
CC  
© Semiconductor Components Industries, LLC, 2016  
1
Publication Order Number:  
July, 2016 − Rev. 2  
NLX3G16/D  

与NLX3G16FMUTCG相关器件

型号 品牌 获取价格 描述 数据表
NLX3G17 ONSEMI

获取价格

Triple Non-Inverting Schmitt-Trigger Buffer
NLX3G17AMX1TCG ONSEMI

获取价格

Triple Non-Inverting Schmitt-Trigger Buffer
NLX3G17BMX1TCG ONSEMI

获取价格

Triple Non-Inverting Schmitt-Trigger Buffer
NLX3G17CMX1TCG ONSEMI

获取价格

Triple Non-Inverting Schmitt-Trigger Buffer
NLX3G17DMUTCG ONSEMI

获取价格

3G SERIES, TRIPLE 1-INPUT NON-INVERT GATE, PDSO8, 1.95 X 1 MM, 0.50 MM PITCH, LEAD FREE, U
NLX3G17EMUTCG ONSEMI

获取价格

3G SERIES, TRIPLE 1-INPUT NON-INVERT GATE, PDSO8, 1.60 X 1 MM, 0.40 MM PITCH, LEAD FREE, U
NLXT350PE.A2 INTEL

获取价格

Telecom IC, CMOS, PQCC28
NLXT350PEA2 INTEL

获取价格

PCM Transceiver, 1-Func, PQCC28, PLASTIC, LCC-28
NLXT351PE.A2 INTEL

获取价格

Telecom IC, PQCC28
NLXT351PEA2 INTEL

获取价格

PCM Transceiver, 1-Func, PQCC28, PLASTIC, LCC-28