5秒后页面跳转
NLX3G17DMUTCG PDF预览

NLX3G17DMUTCG

更新时间: 2024-11-05 21:10:43
品牌 Logo 应用领域
安森美 - ONSEMI 输入元件光电二极管逻辑集成电路触发器
页数 文件大小 规格书
11页 133K
描述
3G SERIES, TRIPLE 1-INPUT NON-INVERT GATE, PDSO8, 1.95 X 1 MM, 0.50 MM PITCH, LEAD FREE, UDFN-8

NLX3G17DMUTCG 技术参数

是否Rohs认证: 符合生命周期:Obsolete
零件包装代码:DFN包装说明:1.95 X 1 MM, 0.50 MM PITCH, LEAD FREE, UDFN-8
针数:8Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.82
系列:3GJESD-30 代码:R-PDSO-N8
长度:1.95 mm负载电容(CL):50 pF
逻辑集成电路类型:BUFFER最大I(ol):0.024 A
功能数量:3输入次数:1
端子数量:8最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:PLASTIC/EPOXY
封装代码:VSON封装等效代码:SOLCC8,.04,20
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
包装方法:TAPE AND REEL电源:3.3 V
Prop。Delay @ Nom-Sup:7.6 ns传播延迟(tpd):9.1 ns
认证状态:Not Qualified施密特触发器:YES
座面最大高度:0.55 mm子类别:Gates
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):2.3 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子形式:NO LEAD端子节距:0.5 mm
端子位置:DUAL宽度:1 mm
Base Number Matches:1

NLX3G17DMUTCG 数据手册

 浏览型号NLX3G17DMUTCG的Datasheet PDF文件第2页浏览型号NLX3G17DMUTCG的Datasheet PDF文件第3页浏览型号NLX3G17DMUTCG的Datasheet PDF文件第4页浏览型号NLX3G17DMUTCG的Datasheet PDF文件第5页浏览型号NLX3G17DMUTCG的Datasheet PDF文件第6页浏览型号NLX3G17DMUTCG的Datasheet PDF文件第7页 
NLX3G17  
Triple Non-Inverting  
Schmitt-Trigger Buffer  
The NLX3G17 MiniGatet is an advanced highspeed CMOS  
triple noninverting Schmitttrigger buffer in ultrasmall footprint.  
The NLX3G17 input and output structures provide protection when  
voltages up to 7.0 V are applied, regardless of the supply voltage.  
The NLX3G17 can be used to enhance noise immunity or to square  
up slowly changing waveforms.  
http://onsemi.com  
MARKING  
DIAGRAMS  
Features  
ULLGA8  
1.45 x 1.0  
CASE 613AA  
Designed for 1.65 V to 5.5 V V Operation  
CC  
KM  
1
Low Power Dissipation: I = 1 mA (Max) at T = 25°C  
CC  
A
24 mA Balanced Output Source and Sink Capability @ V = 3.0 V  
CC  
Balanced Propagation Delays  
Overvoltage Tolerant (OVT) Input and Output Pins  
UltraSmall Packages  
ULLGA8  
1.6 x 1.0  
CASE 613AB  
AEM  
G
1
These are PbFree Devices  
ULLGA8  
1.95 x 1.0  
CASE 613AC  
AEM  
G
1
IN A1  
OUT Y3  
IN A2  
1
2
3
4
8
7
6
5
V
CC  
UDFN8  
1.45 x 1.0  
CASE 517BZ  
X M  
OUT Y1  
IN A3  
1
UDFN8  
1.6 x 1.0  
CASE 517BY  
X M  
X M  
1
GND  
OUT Y2  
UDFN8  
1.95 x 1.0  
CASE 517CA  
Figure 1. Pinout (Top View)  
1
K or AE = Specific Device Code  
1
IN A1  
IN A2  
IN A3  
OUT Y1  
OUT Y2  
OUT Y3  
M
= Date Code  
G
= PbFree Package  
1
1
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 5 of this data sheet.  
PIN ASSIGNMENT  
Figure 2. Logic Symbol  
1
2
3
4
5
6
7
8
IN A1  
OUT Y3  
IN A2  
GND  
OUT Y2  
FUNCTION TABLE  
A
Y
IN A3  
OUT Y1  
L
H
L
H
V
CC  
© Semiconductor Components Industries, LLC, 2012  
1
Publication Order Number:  
January, 2012 Rev. 1  
NLX3G17/D  

与NLX3G17DMUTCG相关器件

型号 品牌 获取价格 描述 数据表
NLX3G17EMUTCG ONSEMI

获取价格

3G SERIES, TRIPLE 1-INPUT NON-INVERT GATE, PDSO8, 1.60 X 1 MM, 0.40 MM PITCH, LEAD FREE, U
NLXT350PE.A2 INTEL

获取价格

Telecom IC, CMOS, PQCC28
NLXT350PEA2 INTEL

获取价格

PCM Transceiver, 1-Func, PQCC28, PLASTIC, LCC-28
NLXT351PE.A2 INTEL

获取价格

Telecom IC, PQCC28
NLXT351PEA2 INTEL

获取价格

PCM Transceiver, 1-Func, PQCC28, PLASTIC, LCC-28
NLXT361PE.A2 INTEL

获取价格

Telecom IC, CMOS, PQCC28
NLXT361PEA2 INTEL

获取价格

PCM Transceiver, 1-Func, PQCC28, PLASTIC, LCC-28
NLXT901APC.A4 INTEL

获取价格

Ethernet Transceiver, 1-Trnsvr, CMOS, PQCC44,
NLXT901APC.A4SE001 INTEL

获取价格

Ethernet Transceiver, 1-Trnsvr, CMOS, PQCC44,
NLXT901APCE2 INTEL

获取价格

Ethernet Transceiver, PQCC44, PLASTIC, LCC-44