是否无铅: | 不含铅 | 生命周期: | Active |
包装说明: | VSSOP, TSSOP8,.12,20 | Reach Compliance Code: | compliant |
ECCN代码: | EAR99 | HTS代码: | 8542.39.00.01 |
Factory Lead Time: | 1 week | 风险等级: | 1.37 |
系列: | P | JESD-30 代码: | R-PDSO-G8 |
JESD-609代码: | e3 | 长度: | 2.3 mm |
负载电容(CL): | 30 pF | 逻辑集成电路类型: | NOR GATE |
最大I(ol): | 0.0005 A | 湿度敏感等级: | 1 |
功能数量: | 2 | 输入次数: | 2 |
端子数量: | 8 | 最高工作温度: | 85 °C |
最低工作温度: | -40 °C | 封装主体材料: | PLASTIC/EPOXY |
封装代码: | VSSOP | 封装等效代码: | TSSOP8,.12,20 |
封装形状: | RECTANGULAR | 封装形式: | SMALL OUTLINE, VERY THIN PROFILE, SHRINK PITCH |
包装方法: | TAPE AND REEL | 峰值回流温度(摄氏度): | NOT SPECIFIED |
电源: | 1.2/3.3 V | Prop。Delay @ Nom-Sup: | 43 ns |
传播延迟(tpd): | 43 ns | 认证状态: | Not Qualified |
施密特触发器: | NO | 座面最大高度: | 0.9 mm |
子类别: | Gates | 最大供电电压 (Vsup): | 3.6 V |
最小供电电压 (Vsup): | 0.9 V | 标称供电电压 (Vsup): | 1.2 V |
表面贴装: | YES | 技术: | CMOS |
温度等级: | INDUSTRIAL | 端子面层: | Tin (Sn) |
端子形式: | GULL WING | 端子节距: | 0.5 mm |
端子位置: | DUAL | 处于峰值回流温度下的最长时间: | NOT SPECIFIED |
宽度: | 2 mm | Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
NC7WP02L8X | FAIRCHILD |
获取价格 |
TinyLogic ULP Dual 2-Input NOR Gate | |
NC7WP02L8X | ONSEMI |
获取价格 |
TinyLogic ULP 双 2 输入 NOR 门极 | |
NC7WP04 | FAIRCHILD |
获取价格 |
TinyLogic ULP Dual Inverter | |
NC7WP04L6X | FAIRCHILD |
获取价格 |
TinyLogic ULP Dual Inverter | |
NC7WP04P6X | FAIRCHILD |
获取价格 |
TinyLogic ULP Dual Inverter | |
NC7WP07 | FAIRCHILD |
获取价格 |
TinyLogic-R ULP Dual Buffer (Open Drain Output) (Preliminary) | |
NC7WP07L6X | FAIRCHILD |
获取价格 |
TinyLogic-R ULP Dual Buffer (Open Drain Output) (Preliminary) | |
NC7WP07P6X | FAIRCHILD |
获取价格 |
TinyLogic-R ULP Dual Buffer (Open Drain Output) (Preliminary) | |
NC7WP08 | FAIRCHILD |
获取价格 |
TinyLogic ULP Dual 2-Input AND Gate | |
NC7WP08_05 | FAIRCHILD |
获取价格 |
TinyLogic ULP Dual 2-Input AND Gate |