5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> N74F8962A
N74F8962A PDF预览

N74F8962A

更新时间： 2024-09-18 22:54:35
品牌 Logo 应用领域
恩智浦 - NXP 逻辑集成电路
页数 文件大小 规格书
10页 99K
描述
9-Bit latched bidirectional Futurebus transceivers open-collector

阅读下载

中文翻译

获取价格

N74F8962A 技术参数

生命周期：Obsolete零件包装代码：LCC
包装说明：QCCJ,针数：44
Reach Compliance Code：unknown风险等级：5.84
其他特性：COMPATIBLE IEEE 896 FUTUREBUS STANDARDS; OPEN COLLECTOR BTL PORT OUTPUTS系列：F/FAST
JESD-30 代码：S-PQCC-J44长度：16.5862 mm
负载电容（CL）：30 pF逻辑集成电路类型：REGISTERED BUS TRANSCEIVER
位数：9功能数量：1
端口数量：2端子数量：44
最高工作温度：70 °C最低工作温度：
输出特性：OPEN-COLLECTOR/3-STATE输出极性：INVERTED
封装主体材料：PLASTIC/EPOXY封装代码：QCCJ
封装形状：SQUARE封装形式：CHIP CARRIER
最大电源电流（ICC）：145 mA传播延迟（tpd）：10.5 ns
认证状态：Not Qualified座面最大高度：4.57 mm
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：4.5 V
标称供电电压 (Vsup)：5 V表面贴装：YES
技术：TTL温度等级：COMMERCIAL
端子形式：J BEND端子节距：1.27 mm
端子位置：QUAD宽度：16.5862 mm

N74F8962A 数据手册

 浏览型号N74F8962A的Datasheet PDF文件第2页浏览型号N74F8962A的Datasheet PDF文件第3页浏览型号N74F8962A的Datasheet PDF文件第4页浏览型号N74F8962A的Datasheet PDF文件第5页浏览型号N74F8962A的Datasheet PDF文件第6页浏览型号N74F8962A的Datasheet PDF文件第7页 
Philips Semiconductors FAST Products  
Product specification  
9-Bit latched bidirectional Futurebus transceivers  
(open-collector)  
74F8962/8963  
power consumption and a series diode on  
the drivers to reduce capacitive loading.  
FEATURES  
• Octal latched transceiver  
• Multiple GND pins minimize ground bounce  
• Glitch–free power up/power down  
Incident wave switching to 9Ω is guaranteed.  
The voltage swing is much less for BTL, so is  
its receiver threshold region, therefore noise  
margins are excellent.  
operation  
• Drives heavily loaded backplanes with  
equivalent load impedances down to 10Ω  
DESCRIPTION  
• High drive (100mA) open collector drivers  
The 74F8962 and 74F8963 are octal  
bidirectional latched transceivers and are  
intended to provide the electrical interface to  
a high performance wired-OR bus. The B port  
inverting drivers are low-capacitance open  
collector with controlled ramp and are  
designed to sink 100mA from 2 volts. The B  
port inverting receivers have a 150mV  
threshold region.  
on B port  
BTL offers low power consumption, low  
ground bounce, EMI and crosstalk, low  
capacitive loading, superior noise margin and  
low propagation delays. This results in a high  
bandwidth, reliable backplane.  
• Reduced voltage swing (1 volt) produces  
less noise and reduces power consumption  
• High speed operation enhances  
performance of backplane buses and  
facilitates incident wave switching  
The 74F8962 and 74F8963 A ports have TTL  
3-state drivers and TTL receivers with a latch  
function.  
• Compatible with IEEE 896 futurebus  
standards  
The B port interfaces to ‘Backplane  
Transceiver Logic’ (BTL). BTL features a  
reduced (1V to 2V) voltage swing for lower  
The 74F8963 is the non-inverting version of  
74F8962.  
• Built–in precision band–gap reference  
provides accurate receiver thresholds and  
improved noise immunity  
TYPE  
TYPICAL PROPAGATION DELAY  
TYPICAL SUPPLY CURRENT( TOTAL)  
74F8962  
74F8963  
6.5ns  
5.5ns  
90mA  
90mA  
ORDERING INFORMATION  
ORDER CODE  
DESCRIPTION  
COMMERCIAL RANGE  
= 5V ±10%, T = 0°C to +70°C  
V
CC  
amb  
1
44–pin Quad Flat Pack  
N74F8962Y, N74F8963Y  
N74F8962A, N74F8963A  
44–pin Plastic Leaded Chip Carrier  
Note to ordering information  
1. Flatpack package is not available at this time.  
INPUT AND OUTPUT LOADING AND FAN OUT TABLE  
74F (U.L.)  
HIGH/LOW  
LOAD VALUE  
HIGH/LOW  
PINS  
DESCRIPTION  
AI0 – AI8  
B0 – B8  
PNP latched inputs  
1.0/0.167  
5.0/0.167  
1.0/0.033  
1.0/0.033  
150/40  
20µA/100µA  
100µA/100µA  
20µA/20µA  
20µA/20µA  
3mA/24mA  
OC/100mA  
Data inputs with threshold circuitry  
Output enable inputs (active low)  
Latch enable inputs (active low)  
3–state outputs  
OEAB, OEBA  
LEAB, LEBA  
AO0 – AO8  
B0 – B8  
Open collector outputs  
OC/166.7  
Notes to input and output loading and fan out table  
1. One (1.0) FAST unit load is defined as: 20µA in the high state and 0.6mA in the low state.  
2. OC = Open collector.  
1
March 11, 1993  
853–1425 09230  
1234567...10

中文翻译

下载PDF

与N74F8962A相关器件

型号 品牌 获取价格 描述 数据表
N74F8962AB ETC

获取价格

 		Single 8-Bit Inverting Bus Transceiver
N74F8962A-T PHILIPS

获取价格

 		Registered Bus Transceiver, 1-Func, 8-Bit, Inverted Output, TTL, PQCC44,
N74F8962Y NXP

获取价格

 		9-Bit latched bidirectional Futurebus transceivers open-collector
N74F8962YB PHILIPS

获取价格

 		Registered Bus Transceiver, 1-Func, 8-Bit, Inverted Output, TTL
N74F8963A NXP

获取价格

 		9-Bit latched bidirectional Futurebus transceivers open-collector
N74F8963AB ETC

获取价格

 		Single 8-bit Bus Transceiver
N74F8963A-T PHILIPS

获取价格

 		Registered Bus Transceiver, 1-Func, 8-Bit, True Output, TTL, PQCC44,
N74F8963Y NXP

获取价格

 		9-Bit latched bidirectional Futurebus transceivers open-collector
N74F8963YB PHILIPS

获取价格

 		Registered Bus Transceiver, 1-Func, 8-Bit, True Output, TTL
N74F8965A NXP

获取价格

 		9-Bit address/data Futurebus transceiver, ADT

与N74F8962A相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证