Datasheet > MSC7118

MSC7118

更新时间： 2024-09-09 05:50:23

品牌	Logo	应用领域
飞思卡尔 - FREESCALE		双倍数据速率控制器
页数	文件大小	规格书
60页	772K
描述
Low-Cost 16-bit DSP with DDR Controller

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

MSC7118 数据手册

Freescale Semiconductor

Data Sheet

Document Number: MSC7118

Rev. 7, 4/2008

MSC7118

Low-Cost 16-bit DSP with

DDR Controller

MAP-BGA–400

17 mm × 17 mm

•

StarCore^®SC1400 DSP extended core with one SC1400 DSP

core, 256 Kbyte of internal SRAM M1 memory, 16 way 16 Kbyte

instruction cache (ICache), four-entry write buffer, programmable

interrupt controller (PIC), and low-power Wait and Stop

processing modes.

192 Kbyte M2 memory for critical data and temporary data

buffering.

8 Kbyte boot ROM.

•

Multi-channel DMA controller with 32 time-multiplexed

unidirectional channels, priority-based time-multiplexing

between channels using 32 internal priority levels, fixed- or

round-robin-priority operation, major-minor loop structure, and

DONE or DRACK protocol from requesting units.

Two independent TDM modules with independent receive and

transmit, programmable sharing of frame sync and clock,

programmable word size (8 or 16-bit), hardware-base

A-law/μ-law conversion, up to 50 Mbps data rate per TDM, up to

128 channels, with glueless interface to E1/T1 frames and MVIP,

SCAS, and H.110 buses.

UART with full-duplex operation up to 5.0 Mbps.

Up to 41 general-purpose input/output (GPIO) ports.

I²C interface that allows booting from EEPROM devices up to 1

Mbyte.

Two quad timer modules, each with sixteen configurable 16-bit

timers.

fieldBIST™ unit detects and provides visibility into unlikely field

failures for systems with high availability to ensure structural

integrity, that the device operates at the rated speed, is free from

reliability defects, and reports diagnostics for partial or complete

device inoperability.

Standard JTAG interface allows easy integration to system

firmware and internal on-chip emulation (OCE10) module.

Optional booting external host via 8-bit or 16-bit access through

the HDI16, I²C, or SPI using in the boot ROM to access serial SPI

Flash/EEPROM devices; different clocking options during boot

with the PLL on or off using a variety of input frequency ranges.

•

AHB-Lite crossbar switch that allows parallel data transfers

between four master ports and six slave ports, where each port

connects to an AHB-Lite bus; fixed or round robin priority

programmable at each slave port; programmable bus parking at

each slave port; low power mode.

Internal PLL generates up to 300 MHz clock for the SC1400 core

and up to 150 MHz for the crossbar switch, DMA channels, M2

memory, and other peripherals.

Clock synthesis module provides predivision of PLL input clock;

independent clocking of the internal timers and DDR module;

programmable operation in the SC1400 low power Stop mode;

independent shutdown of different regions of the device.

Enhanced 16-bit wide host interface (HDI16) provides a glueless

connection to industry-standard microcomputers,

microprocessors, and DSPs and can also operate with an 8-bit host

data bus, making if fully compatible with the DSP56300 HI08

from the external host side.

DDR memory controller that supports byte enables for up to a

32-bit data bus; glueless interface to 150 MHz 14-bit page mode

DDR-RAM; 14-bit external address bus supporting up to 1 Gbyte;

and 16-bit or 32-bit external data bus.

•

Programmable memory interface with independent read buffers,

programmable predictive read feature for each buffer, and a write

buffer.

System control unit performs software watchdog timer function;

includes programmable bus time-out monitors on AHB-Lite slave

buses; includes bus error detection and programmable time-out

monitors on AHB-Lite master buses; and has address

out-of-range detection on each crossbar switch buses.

Event port collects and counts important signal events including

DMA and interrupt requests and trigger events such as interrupts,

breakpoints, DMA transfers, or wake-up events; units operate

independently, in sequence, or triggered externally; can be used

standalone or with the OCE10.

•

12 3 4 5 6 7...60

中文翻译

下载PDF

与MSC7118相关器件

型号	品牌	获取价格	描述	数据表
MSC7118VF1200	FREESCALE	获取价格	Low-Cost 16-bit DSP with DDR Controller
MSC7118VM1200	FREESCALE	获取价格	Low-Cost 16-bit DSP with DDR Controller
MSC7119	FREESCALE	获取价格	Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
MSC7119_08	FREESCALE	获取价格	Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
MSC7119VF1200	FREESCALE	获取价格	Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
MSC7119VM1200	FREESCALE	获取价格	Low-Cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
MSC7128	OKI	获取价格	5 x 7-Dot Character x 16-Digit Display Controller/Driver
MSC7128-01GS-BK	OKI	获取价格	Dot Matrix LCD Driver, 16 X 36 Dots, CMOS, PQFP64, 14 X 20 MM, 1 MM PITCH, PLASTIC, QFP-64
MSC7128-XX	OKI	获取价格	5 x 7-Dot Character x 16-Digit Display Controller/Driver
MSC7128-XXGS-BK	OKI	获取价格	Dot Matrix LCD Driver, 16 X 36 Dots, CMOS, PQFP64, 14 X 20 MM, 1 MM PITCH, PLASTIC, QFP-64

与MSC7118相关文章

SL74HC10N：高性能三输入与非门解析
2024-09-03

64
AIC1781A 电池充电控制器深度解析
2024-09-03

53
Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

85
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

96

产品中心

服务支持

精选活动

关于我们

帮助中心

MSC7118

MSC7118 数据手册

与MSC7118相关器件

与MSC7118相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MSC7118

MSC7118 数据手册

与MSC7118相关器件

与MSC7118相关文章

您还可以找

您在本页遇到什么问题？