5秒后页面跳转
MMCP-67206E-30SB/SC PDF预览

MMCP-67206E-30SB/SC

更新时间: 2024-11-29 14:53:51
品牌 Logo 应用领域
TEMIC 先进先出芯片
页数 文件大小 规格书
16页 105K
描述
FIFO, 16KX9, 30ns, Asynchronous, CMOS, CDIP28, 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-28

MMCP-67206E-30SB/SC 技术参数

生命周期:Transferred包装说明:0.600 INCH, SIDE BRAZED, CERAMIC, DIP-28
Reach Compliance Code:unknown风险等级:5.7
Is Samacsys:N最长访问时间:30 ns
周期时间:40 nsJESD-30 代码:R-CDIP-T28
内存密度:147456 bit内存宽度:9
功能数量:1端子数量:28
字数:16384 words字数代码:16000
工作模式:ASYNCHRONOUS最高工作温度:125 °C
最低工作温度:-55 °C组织:16KX9
可输出:NO封装主体材料:CERAMIC, METAL-SEALED COFIRED
封装形状:RECTANGULAR封装形式:IN-LINE
并行/串行:PARALLEL认证状态:Not Qualified
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子形式:THROUGH-HOLE端子位置:DUAL
Base Number Matches:1

MMCP-67206E-30SB/SC 数据手册

 浏览型号MMCP-67206E-30SB/SC的Datasheet PDF文件第2页浏览型号MMCP-67206E-30SB/SC的Datasheet PDF文件第3页浏览型号MMCP-67206E-30SB/SC的Datasheet PDF文件第4页浏览型号MMCP-67206E-30SB/SC的Datasheet PDF文件第5页浏览型号MMCP-67206E-30SB/SC的Datasheet PDF文件第6页浏览型号MMCP-67206E-30SB/SC的Datasheet PDF文件第7页 
M67206E  
16 K 9 High Speed CMOS Parallel FIFO Rad Tolerant  
Introduction  
The M67206E implements a first-in first-out algorithm, Using an array of eight transistors (8 T) memory cell, the  
featuring asynchronous read/write operations. The FULL M67206E combine an extremely low standby supply  
and EMPTY flags prevent data overflow and underflow. current (typ = 0.1 µA) with a fast access time at 15 ns  
The Expansion logic allows unlimited expansion in word over the full temperature range. All versions offer battery  
size and depth with no timing penalties. Twin address backup data retention capability with a typical power  
pointers automatically generate internal read and write consumption at less than 2 µW.  
addresses, and no external address information are  
The M67206E is processed according to the methods of  
required for the TEMIC FIFOs. Address pointers are  
the latest revision of the MIL STD 883 (class B or S), ESA  
automatically incremented with the write pin and read  
SCC 9000 or QML.  
pin. The 9 bits wide data are used in data communications  
applications where a parity bit for error checking is  
necessary. The Retransmit pin reset the Read pointer to  
zero without affecting the write pointer. This is very  
useful for retransmitting data when an error is detected in  
the system.  
Features  
D First-in first-out dual port memory  
D 16384 × 9 organisation  
D Fully expandable by word width or depth  
D Asynchronous read/write operations  
D Empty, full and half flags in single device mode  
D Retransmit capability  
D Fast Flag and access times: 15, 30 ns  
D Wide temperature range : – 55 °C to + 125 °C  
D Bi-directional applications  
D Battery back-up operation : 2 V data retention  
D TTL compatible  
D Single 5 V ± 10 % power supply  
D High Performance SCMOS Technology  
1
Rev. C – June 30, 1999  

与MMCP-67206E-30SB/SC相关器件

型号 品牌 获取价格 描述 数据表
MMCP-67206E-30SV TEMIC

获取价格

FIFO, 16KX9, 30ns, Asynchronous, CMOS, CDIP28, 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-28
MMCP-67206EV-15 TEMIC

获取价格

FIFO, 16KX9, 15ns, Asynchronous, CMOS, CDIP28, 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-28
MMCP-67206EV-15MQ TEMIC

获取价格

FIFO, 16KX9, 15ns, Asynchronous, CMOS, CDIP28, 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-28
MMCP-67206EV-30/883 TEMIC

获取价格

FIFO, 16KX9, 30ns, Asynchronous, CMOS, CDIP28, 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-28
MMCP-67206EV-30MQ TEMIC

获取价格

FIFO, 16KX9, 30ns, Asynchronous, CMOS, CDIP28, 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-28
MMCP-67206EV-30SB/SC TEMIC

获取价格

FIFO, 16KX9, 30ns, Asynchronous, CMOS, CDIP28, 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-28
MMCP-67206FV-15-E MICROCHIP

获取价格

FIFO, 16KX9, 15ns, Asynchronous, CMOS, CDIP28, 0.300 INCH, SIDE BRAZED, CERAMIC, DIP-28
MMCP-67206FV-15SB TEMIC

获取价格

FIFO, 16KX9, 15ns, Asynchronous, CMOS, CDIP28
MMCP-67206FV-15SC MICROCHIP

获取价格

FIFO, 16KX9, 15ns, Asynchronous, CMOS, CDIP28
MMCP-67206FV-30 TEMIC

获取价格

FIFO, 16KX9, 30ns, Asynchronous, CMOS, CDIP28, 0.300 INCH, SIDE BRAZED, CERAMIC, DIP-28