5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 移位寄存器> MM74HC194J/A+
MM74HC194J/A+ PDF预览

MM74HC194J/A+

更新时间： 2024-11-02 13:11:43
品牌 Logo 应用领域
美国国家半导体 - NSC 移位寄存器
页数 文件大小 规格书
6页 138K
描述
IC,SHIFT REGISTER,HC-CMOS,DIP,16PIN,CERAMIC

阅读下载

中文翻译

获取价格

MM74HC194J/A+ 技术参数

是否Rohs认证：不符合生命周期：Obsolete
Reach Compliance Code：unknown风险等级：5.92
Is Samacsys：NJESD-30 代码：R-XDIP-T16
JESD-609代码：e0位数：4
功能数量：1端子数量：16
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：CERAMIC封装代码：DIP
封装等效代码：DIP16,.3封装形状：RECTANGULAR
封装形式：IN-LINE电源：2/6 V
子类别：Shift Registers表面贴装：NO
技术：CMOS温度等级：INDUSTRIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
Base Number Matches：1

MM74HC194J/A+ 数据手册

 浏览型号MM74HC194J/A+的Datasheet PDF文件第2页浏览型号MM74HC194J/A+的Datasheet PDF文件第3页浏览型号MM74HC194J/A+的Datasheet PDF文件第4页浏览型号MM74HC194J/A+的Datasheet PDF文件第5页浏览型号MM74HC194J/A+的Datasheet PDF文件第6页 
November 1995  
MM54HC194/MM74HC194  
4-Bit Bidirectional Universal Shift Register  
General Description  
This 4-bit high speed bidirectional shift register utilizes ad-  
vanced silicon-gate CMOS technology to achieve the low  
power consumption and high noise immunity of standard  
CMOS integrated circuits, along with the ability to drive 10  
LS-TTL loads. This device operates at speeds similar to the  
equivalent low power Schottky part.  
Serial data for this mode is entered at the SHIFT RIGHT  
data input. When S0 is low and S1 is high, data shifts left  
synchronously and new data is entered at the SHIFT LEFT  
serial input. Clocking of the flip flops is inhibited when both  
mode control inputs are low. The mode control inputs  
should be changed only when the CLOCK input is high.  
This bidirectional shift register is designed to incorporate  
virtually all of the features a system designer may want in a  
shift register. It features parallel inputs, parallel outputs,  
right shift and left shift serial inputs, operating mode control  
inputs, and a direct overriding clear line. The register has  
four distinct modes of operation: PARALLEL (broadside)  
The 54HC/74HC logic family is functionally as well as pin-  
out compatible with the standard 54LS/74LS logic family.  
All inputs are protected from damage due to static dis-  
charge by internal diode clamps to V  
and ground.  
CC  
Features  
Y
LOAD; SHIFT RIGHT (in the direction Q toward Q );  
A D  
SHIFT LEFT; INHIBIT CLOCK (do nothing).  
Typical operating frequency: 45 MHz  
Y
Y
Y
Y
Typical propagation delay: ns (clock to Q)  
Wide operating supply voltage range: 2–6V  
Low input current: 1 mA maximum  
Low quiescent supply current: 160 mA maximum  
(74HC Series)  
Synchronous parallel loading is accomplished by applying  
the four bits of data and taking both mode control inputs, S0  
and S1, high. The data are loaded into their respective flip  
flops and appear at the outputs after the positive transition  
of the CLOCK input. During loading, serial data flow is inhib-  
ited. Shift right is accomplished synchronously with the ris-  
ing edge of the clock pulse when S0 is high and S1 is low.  
Y
Fanout of 10 LS-TTL loads  
Connection Diagram  
Dual-In Line Package  
TL/F/5323–1  
Order Number MM54HC194 or MM74HC194  
Function Table  
Inputs  
Outputs  
e
e
e
H
L
high level (steady state)  
Mode  
S1 S2  
Serial  
Parallel  
low level (steady state)  
Clear  
Clock  
Q
A
Q
Q
Q
D
B
C
Left Right A B C D  
X
irrelevant (any input, including transitions)  
e
transition from low to high level  
u
a, b, c, d  
L
X
X
H
L
X
X
H
H
H
L
X
L
X
X
X
X
X
H
L
X
X
X
H
L
X
X
X
X X X X  
X X X X Q  
L
L
Q
b
L
Q
c
L
Q
d
e
respectively.  
H
H
H
H
H
H
H
the level of steady-state input at inputs A, B, C, or D,  
A0 B0 C0 D0  
a
b
c
d
a
H
L
u
u
u
u
u
X
e
before the indicated steady-state input conditions were established.  
X X X X  
X X X X  
Q
Q
Q
Q
Q
Q
Q
Q
Q
, Q , Q , Q  
B0 C0 D0  
the level of Q , Q , Q , or Q , respectively,  
C
An  
An  
Bn  
Bn  
Cn  
Cn  
A0  
A
B
D
L
e
transition of the clock.  
H
H
L
X X X X Q  
X X X X Q  
X X X X Q  
H
L
Q
Q
, Q , Q , Q  
An Bn Cn Dn  
the most-recent  
the level of Q , Q , Q , respectively, before  
B
Bn Cn Dn  
A
C
u
L
L
Q
Q
Q
Bn Cn Dn  
Q
A0 B0 C0 D0  
X
C
1995 National Semiconductor Corporation  
TL/F/5323  
RRD-B30M115/Printed in U. S. A.  
123456

中文翻译

下载PDF

与MM74HC194J/A+相关器件

型号 品牌 获取价格 描述 数据表
MM74HC194M ROCHESTER

获取价格

 		Parallel In Parallel Out
MM74HC194N NSC

获取价格

 		4-Bit Bidirectional Universal Shift Register
MM74HC194N/A+ TI

获取价格

 		IC,SHIFT REGISTER,HC-CMOS,DIP,16PIN,PLASTIC
MM74HC194N/B+ TI

获取价格

 		IC,SHIFT REGISTER,HC-CMOS,DIP,16PIN,PLASTIC
MM74HC194WM/A+ TI

获取价格

 		IC,SHIFT REGISTER,HC-CMOS,SOP,16PIN,PLASTIC
MM74HC195 NSC

获取价格

 		4-Bit Parallel Shift Register
MM74HC195J NSC

获取价格

 		4-Bit Parallel Shift Register
MM74HC195J/A+ TI

获取价格

 		IC,SHIFT REGISTER,HC-CMOS,DIP,16PIN,CERAMIC
MM74HC195M TI

获取价格

 		IC,SHIFT REGISTER,HC-CMOS,SOP,16PIN,PLASTIC
MM74HC195N NSC

获取价格

 		4-Bit Parallel Shift Register

与MM74HC194J/A+相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证