5秒后页面跳转
MCM6246WJ35R2 PDF预览

MCM6246WJ35R2

更新时间: 2024-01-12 14:32:13
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 存储
页数 文件大小 规格书
8页 130K
描述
512K x 8 Bit Static Random Access Memory

MCM6246WJ35R2 数据手册

 浏览型号MCM6246WJ35R2的Datasheet PDF文件第2页浏览型号MCM6246WJ35R2的Datasheet PDF文件第3页浏览型号MCM6246WJ35R2的Datasheet PDF文件第4页浏览型号MCM6246WJ35R2的Datasheet PDF文件第5页浏览型号MCM6246WJ35R2的Datasheet PDF文件第6页浏览型号MCM6246WJ35R2的Datasheet PDF文件第7页 
Order this document  
by MCM6246/D  
SEMICONDUCTOR TECHNICAL DATA  
MCM6246  
512K x 8 Bit Static Random  
Access Memory  
The MCM6246 is a 4,194,304 bit static random access memory organized as  
524,288 words of 8 bits. Static design eliminates the need for external clocks or  
timing strobes, while CMOS circuitry reduces power consumption and provides  
for greater reliability.  
The MCM6246 is equipped with chip enable (E) and output enable (G) pins,  
allowing for greater system flexibility and eliminating bus contention problems.  
Either input, when high, will force the outputs into high impedance.  
TheMCM6246isavailableina400mil, 36–leadsurface–mountSOJpackage.  
WJ PACKAGE  
400 MIL SOJ  
CASE 893–01  
PIN ASSIGNMENT  
Single 5 V ± 10% Power Supply  
Fast Access Time: 17/20/25/35 ns  
Equal Address and Chip Enable Access Time  
All Inputs and Outputs are TTL Compatible  
Three–State Outputs  
A
A
1
2
36  
35  
34  
33  
32  
31  
30  
29  
28  
27  
NC  
A
A
A
3
4
A
A
Power Operation: 205/200/185/170 mA Maximum, Active AC  
A
5
A
E
DQ  
DQ  
6
G
BLOCK DIAGRAM  
7
DQ  
DQ  
V
8
A
A
V
9
CC  
SS  
V
10  
V
CC  
SS  
A
A
DQ  
11  
12  
26  
25  
DQ  
DQ  
DQ  
MEMORY MATRIX  
1024 ROWS x  
4096 COLUMNS  
A
A
A
A
ROW  
DECODER  
W
A
13  
14  
15  
24  
23  
22  
A
A
A
A
A
16  
21  
A
A
A
A
A
17  
18  
20  
19  
A
NC  
COLUMN I/O  
COLUMN DECODER  
DQ  
DQ  
E
PIN NAMES  
INPUT  
DATA  
CONTROL  
A . . . . . . . . . . . . . . . . . . . Address Inputs  
W . . . . . . . . . . . . . . . . . . . . Write Enable  
G . . . . . . . . . . . . . . . . . . . Output Enable  
E . . . . . . . . . . . . . . . . . . . . . . Chip Enable  
DQ . . . . . . . . . . . . . . . Data Input/Output  
NC . . . . . . . . . . . . . . . . . No Connection  
A
A
A
A
A
A
A
A
A
DQ  
DQ  
V
CC  
V
SS  
. . . . . . . . . . . . + 5 V Power Supply  
. . . . . . . . . . . . . . . . . . . . . . . Ground  
W
G
REV 5  
6/9/97  
Motorola, Inc. 1997  

与MCM6246WJ35R2相关器件

型号 品牌 描述 获取价格 数据表
MCM62486B MOTOROLA 32K x 9 Bit BurstRAM Synchronous Static RAM

获取价格

MCM62486BFN11 MOTOROLA 32K x 9 Bit BurstRAM Synchronous Static RAM

获取价格

MCM62486BFN12 MOTOROLA 32K x 9 Bit BurstRAM Synchronous Static RAM

获取价格

MCM62486BFN14 MOTOROLA 32K x 9 Bit BurstRAM Synchronous Static RAM

获取价格

MCM62486BFN19 MOTOROLA 32K x 9 Bit BurstRAM Synchronous Static RAM

获取价格

MCM62486BFN24 MOTOROLA 32KX9 CACHE SRAM, 24ns, PQCC44, PLASTIC, LCC-44

获取价格