Current Information@www.mot.com/ADC
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
MC92303
Product Brief
QPSK/BPSK DIGITAL DEMODULATOR
CLK
RESET
I,Q[5:0]
The MC92303 is a coherent digital demodulator for QPSK and BPSK modulated
signals utilized in Digital-TV applications according to the EBU defined DVB transmis-
sion standard for satellite Set-Top systems or similar. The MC92303 contains all the
functionality required to lock onto signals with frequency offsets as large as the baud
rate and extract the desired signal from a frequency band with adjacent channel inter-
ference and other undesirable signals.
VCO
AGC
CLK_VCO
FORMAT
Q_soft[2:0]
I_soft[2:0]
SDA
SADR[6:0]
SCL
Feature Summary
•
•
DVB compliant QPSK/BPSK Coherent Demodulator
Variable Modulation Rate up to 30 MBaud to work with all present European DVB
Channels
•
•
•
•
•
•
•
•
•
•
Selectable Input Format (Offset Binary/2’s Complement)
DC Offset Removal, I/Q-swapping and Input Format Selection in one block
Decimation Filters for Oversampling Ratios of 2/T, 3/T, 4/T, 6/T, 8/T, 12/T and 16/T
Half Nyquist Baseband Filters (α=0.35)
Ordering Information
Device
Package
Internal Numerically Controlled Oscillator (NCO)
MC92303BT
160QFP
Automatic Gain Control (AGC) provided to analog front-end
Automatic Frequency Control (AFC) to ±Rs (Symbol Rate)
Clock Synchronization with 1-Bit Σ∆-Converter Output for ADC control
Programmable Second Order Loop Filters for Carrier Recovery and AGC
3-bit Soft Decision output per Symbol with selectable format (Offset Binary/2’s
Complement/Sign Magnitude)
•
•
•
•
Programmable Sampling Rates of the Digital Sigma-Delta Converters
< 0.5 dB Implementation Loss from theory
I C Programmable Interface
2
0.5µ CMOS Process at 3.3V
AGC
Loop Filter
AFC / Clock
Synchron.
Ext. Clkref.
VCO
Control
AGC
Control
Σ∆
Σ∆
3
6
I
Q
DC-
Removal
I_soft
Q_soft
Decimation
Filter
Complex
Multiplier
Half Nyquist
Filter
3
6
8/3 Bit Mapper
Data
Estimator
Digital AGC
cosΘ
sinΘ
SDA
SCL
False Lock Detector
Phase Lock Detector
I2C
Interface
Sweep /
Carrier
Loop Filter
NCO
7
SADR
Parameters
Figure 1. QPSK/BPSK Demodulator Block Diagram
This document contains information on a new product.
Specifications and information herein are subject to change without notice.
MOTOROLA, INC. 1997
4/10/97