5秒后页面跳转
MC74VHC125MR2 PDF预览

MC74VHC125MR2

更新时间: 2024-11-20 14:36:47
品牌 Logo 应用领域
安森美 - ONSEMI 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
9页 137K
描述
AHC/VHC SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, EIAJ, SOIC-14

MC74VHC125MR2 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP,
针数:14Reach Compliance Code:compliant
HTS代码:8542.39.00.01风险等级:5.1
系列:AHC/VHCJESD-30 代码:R-PDSO-G14
JESD-609代码:e0长度:10.2 mm
逻辑集成电路类型:BUS DRIVER位数:1
功能数量:4端口数量:2
端子数量:14最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:SOP封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):225
传播延迟(tpd):16 ns认证状态:Not Qualified
座面最大高度:2.05 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):3.3 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:TIN LEAD
端子形式:GULL WING端子节距:1.27 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:5.275 mmBase Number Matches:1

MC74VHC125MR2 数据手册

 浏览型号MC74VHC125MR2的Datasheet PDF文件第2页浏览型号MC74VHC125MR2的Datasheet PDF文件第3页浏览型号MC74VHC125MR2的Datasheet PDF文件第4页浏览型号MC74VHC125MR2的Datasheet PDF文件第5页浏览型号MC74VHC125MR2的Datasheet PDF文件第6页浏览型号MC74VHC125MR2的Datasheet PDF文件第7页 
MC74VHC125  
Quad Bus Buffer  
with 3State Control Inputs  
The MC74VHC125 is a high speed CMOS quad bus buffer  
fabricated with silicon gate CMOS technology. It achieves high speed  
operation similar to equivalent Bipolar Schottky TTL while  
maintaining CMOS low power dissipation.  
http://onsemi.com  
The MC74VHC125 requires the 3state control input (OE) to be set  
High to place the output into the high impedance state.  
The internal circuit is composed of three stages, including a buffer  
output which provides high noise immunity and stable output. The  
inputs tolerate voltages up to 7 V, allowing the interface of 5 V  
systems to 3 V systems.  
14LEAD SOIC  
14LEAD TSSOP  
DT SUFFIX  
D SUFFIX  
CASE 751A  
CASE 948G  
High Speed: t = 3.8ns (Typ) at V = 5 V  
PD  
CC  
Low Power Dissipation: I = 4 mA (Max) at T = 25°C  
CC  
A
High Noise Immunity: V  
= V  
= 28% V  
NIH  
NIL CC  
Power Down Protection Provided on Inputs  
Balanced Propagation Delays  
14LEAD SOIC EIAJ  
M SUFFIX  
CASE 965  
Designed for 2 V to 5.5 V Operating Range  
Low Noise: V  
= 0.8 V (Max)  
OLP  
PIN CONNECTION AND  
MARKING DIAGRAM  
(Top View)  
Pin and Function Compatible with Other Standard Logic Families  
Latchup Performance Exceeds 300 mA  
ESD Performance: Human Body Model; > 2000 V,  
OE1  
A1  
1
2
14  
13 OE4  
12  
V
CC  
Machine Model; > 200 V  
Chip Complexity: 72 FETs or 18 Equivalent Gates  
These Devices are PbFree and are RoHS Compliant  
Y1  
3
4
A4  
OE2  
11 Y4  
A2  
Y2  
5
6
7
10 OE3  
9
8
A3  
Y3  
GND  
DEVICE MARKING INFORMATION  
See general marking information in the device marking  
section on page 6 of this data sheet.  
ORDERING INFORMATION  
Device  
Package  
Shipping  
MC74VHC125DG  
SOIC  
55 Units/Rail  
2500 Units/Reel  
50 Units/Rail  
MC74VHC125DTR2G TSSOP  
MC74VHC125MG  
SOIC EIAJ  
SOIC  
MC74VHC125DR2G  
2500 Units/Reel  
2000 Units/Reel  
MC74VHC125MELG SOEIAJ  
© Semiconductor Components Industries, LLC, 2011  
1
Publication Order Number:  
May, 2011 Rev. 6  
MC74VHC125/D  

与MC74VHC125MR2相关器件

型号 品牌 获取价格 描述 数据表
MC74VHC126 ONSEMI

获取价格

Quad Bus Buffer
MC74VHC126_11 ONSEMI

获取价格

Quad Bus Buffer with 3−State Control Inputs
MC74VHC126D ONSEMI

获取价格

Quad Bus Buffer
MC74VHC126DR2 MOTOROLA

获取价格

AHC/VHC SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, PLASTIC, SOIC-14
MC74VHC126DR2G ONSEMI

获取价格

Quad Bus Buffer with 3−State Control Inputs
MC74VHC126DT ONSEMI

获取价格

Quad Bus Buffer
MC74VHC126DTR2 MOTOROLA

获取价格

AHC/VHC SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, PLASTIC, TSSOP-14
MC74VHC126DTR2 ONSEMI

获取价格

AHC/VHC SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14, TSSOP-14
MC74VHC126DTR2G ONSEMI

获取价格

Quad Bus Buffer with 3−State Control Inputs
MC74VHC126M ONSEMI

获取价格

Quad Bus Buffer