5秒后页面跳转
MC74HC75N PDF预览

MC74HC75N

更新时间: 2024-11-19 23:01:35
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器锁存器逻辑集成电路光电二极管
页数 文件大小 规格书
5页 175K
描述
Dual 2-Bit Transparent Latch

MC74HC75N 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:DIP包装说明:DIP,
针数:16Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.68
系列:HC/UHJESD-30 代码:R-PDIP-T16
JESD-609代码:e0长度:19.175 mm
负载电容(CL):50 pF逻辑集成电路类型:D LATCH
位数:2功能数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:DIP
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):44 ns
认证状态:Not Qualified座面最大高度:4.44 mm
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:HIGH LEVEL
宽度:7.62 mmBase Number Matches:1

MC74HC75N 数据手册

 浏览型号MC74HC75N的Datasheet PDF文件第2页浏览型号MC74HC75N的Datasheet PDF文件第3页浏览型号MC74HC75N的Datasheet PDF文件第4页浏览型号MC74HC75N的Datasheet PDF文件第5页 
SEMICONDUCTOR TECHNICAL DATA  
High–Performance Silicon–Gate CMOS  
The MC74HC75 is identical in pinout to the LS75. The device inputs are  
compatible with standard CMOS outputs; with pullup resistors, they are  
compatible with LSTTL outputs.  
N SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
16  
This device consists of two independent 2–bit transparent latches. Each  
latch stores the input data while Latch Enable is at a logic low. The outputs  
follow the data inputs when Latch Enable is at a logic high.  
1
D SUFFIX  
SOIC PACKAGE  
CASE 751B–05  
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
16  
1
Low Input Current: 1 µA  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
ORDERING INFORMATION  
MC74HCXXN  
MC74HCXXD  
Plastic  
SOIC  
Chip Complexity: 80 FETs or 20 Equivalent Gates  
PIN ASSIGNMENT  
LOGIC DIAGRAM  
Q0  
D0  
1
2
16  
15  
Q0  
Q1  
a
a
a
a
a
2, 6  
D1  
LE  
3
4
14  
13  
Q1  
LE  
16, 10  
a
DATA  
INPUTS  
Q0  
Q0  
Q1  
Q1  
D0  
D1  
3, 7  
1, 11  
15, 9  
14, 8  
b
a
2–BIT  
TRANSPARENT  
LATCH  
V
5
6
12  
11  
GND  
CC  
D0  
Q0  
Q0  
Q1  
b
b
b
b
b
b
D1  
Q1  
7
8
10  
9
13, 4  
LATCH  
ENABLE  
PIN 5 = V  
CC  
PIN 12 = GND  
FUNCTION TABLE  
Inputs  
Latch  
Outputs  
D
Enable  
Q
Q
L
H
X
H
H
L
L
H
Q0  
H
L
Q0  
X = don’t care  
Q0 = latched data  
10/95  
REV 6  
Motorola, Inc. 1995  

与MC74HC75N相关器件

型号 品牌 获取价格 描述 数据表
MC74HC75ND MOTOROLA

获取价格

D Latch, HC/UH Series, 2-Func, High Level Triggered, 2-Bit, Complementary Output, CMOS, PD
MC74HC75NS MOTOROLA

获取价格

D Latch, 2-Func, 2-Bit, CMOS, PDIP16
MC74HC76 MOTOROLA

获取价格

Dual JK Flip-Flop With Set and Reset
MC74HC76D MOTOROLA

获取价格

Dual JK Flip-Flop With Set and Reset
MC74HC76DD MOTOROLA

获取价格

J-K Flip-Flop, HC/UH Series, 2-Func, Negative Edge Triggered, 2-Bit, Complementary Output,
MC74HC76DDR2 MOTOROLA

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, SO
MC74HC76N MOTOROLA

获取价格

Dual JK Flip-Flop With Set and Reset
MC74HC76ND MOTOROLA

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
MC74HC85 MOTOROLA

获取价格

4-Bit Magnitude Comparator
MC74HC85DT MOTOROLA

获取价格

4-Bit Magnitude Comparator