5秒后页面跳转
MC74HC173AD PDF预览

MC74HC173AD

更新时间: 2024-11-05 22:34:47
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器逻辑集成电路光电二极管时钟
页数 文件大小 规格书
7页 177K
描述
Quad 3-State D Flip-Flop with Common Clock and Reset

MC74HC173AD 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:SOP, SOP16,.25Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.89
其他特性:WITH HOLD MODE系列:HC/UH
JESD-30 代码:R-PDSO-G16JESD-609代码:e0
长度:9.9 mm负载电容(CL):50 pF
逻辑集成电路类型:D FLIP-FLOP最大频率@ Nom-Sup:6000000 Hz
最大I(ol):0.0036 A位数:4
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装等效代码:SOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/6 V传播延迟(tpd):265 ns
认证状态:Not Qualified座面最大高度:1.75 mm
子类别:FF/Latches最大供电电压 (Vsup):6 V
最小供电电压 (Vsup):2 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:3.9 mm最小 fmax:35 MHz
Base Number Matches:1

MC74HC173AD 数据手册

 浏览型号MC74HC173AD的Datasheet PDF文件第2页浏览型号MC74HC173AD的Datasheet PDF文件第3页浏览型号MC74HC173AD的Datasheet PDF文件第4页浏览型号MC74HC173AD的Datasheet PDF文件第5页浏览型号MC74HC173AD的Datasheet PDF文件第6页浏览型号MC74HC173AD的Datasheet PDF文件第7页 
SEMICONDUCTOR TECHNICAL DATA  
High–Performance Silicon–Gate CMOS  
The MC74HC173A is identical in pinout to the LS173. The device inputs  
are compatible with standard CMOS outputs; with pullup resistors, they are  
compatible with LSTTL outputs.  
Data, when enabled, are clocked into the four D flip–flops with the rising  
edge of the common Clock. When either or both of the Output Enable  
Controls is high, the outputs are in a high–impedance state. This feature  
allows the HC173A to be used in bus–oriented systems. The Reset feature  
is asynchronous and active high.  
N SUFFIX  
16–LEAD PLASTIC DIP PACKAGE  
CASE 648–08  
Output Drive Capability: 15 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
D SUFFIX  
16–LEAD PLASTIC SOIC PACKAGE  
CASE 751B–05  
Low Input Current: 1 µA  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
ORDERING INFORMATION  
MC74HCXXXAN  
MC74HCXXXAD  
Plastic  
SOIC  
Chip Complexity 208 FETs or 52 Equivalent Gates  
LOGIC DIAGRAM  
PIN ASSIGNMENT  
3
4
5
6
14  
13  
12  
11  
Q0  
Q1  
Q2  
Q3  
D0  
D1  
D2  
D3  
OE1  
OE2  
1
2
16  
15  
V
CC  
3–STATE  
NONINVERTING  
OUTPUTS  
DATA  
INPUTS  
RESET  
Q0  
Q1  
3
4
5
6
7
8
14  
13  
12  
11  
10  
9
D0  
D1  
Q2  
D2  
7
CLOCK  
Q3  
D3  
CLOCK  
GND  
DE2  
DE1  
9
10  
DE1  
DE2  
DATA–  
ENABLES  
15  
RESET  
V
= PIN 16  
CC  
1
2
OUTPUT  
ENABLES  
OE1  
OE2  
GND = PIN 8  
FUNCTION TABLE  
Inputs  
Output  
Output Enables  
Data Enables  
Data  
D
OE1  
OE2  
DE1  
DE2  
Q
Reset  
Clock  
L
L
H
X
X
X
X
L
L
L
L
L
L
L
L
L
H
H
L
L
L
L
L
L
L
H
L
H
L
L
L
L
L
L
L
X
X
X
L
H
X
X
H
X
L
X
X
X
H
L
X
X
X
X
L
H
X
X
X
X
No Change  
No Change  
No Change  
No Change  
L
L
L
H
X
X
X
X
X
X
X
X
No Change  
High Impedance  
High Impedance  
High Impedance  
X
X
X
6/97  
Motorola, Inc. 1997  
REV 0  

与MC74HC173AD相关器件

型号 品牌 获取价格 描述 数据表
MC74HC173AN MOTOROLA

获取价格

Quad 3-State D Flip-Flop with Common Clock and Reset
MC74HC173D MOTOROLA

获取价格

Quad 3-State D Flip-Flop with Common Clock and Reset
MC74HC173DD MOTOROLA

获取价格

HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, SOIC-16
MC74HC173DDR2 MOTOROLA

获取价格

HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, SOIC-16
MC74HC173DDS MOTOROLA

获取价格

D Flip-Flop, 4-Func, Positive Edge Triggered, CMOS, PDSO16
MC74HC173DR2 MOTOROLA

获取价格

HC/UH SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PDSO16, PLASTIC, SOIC-16
MC74HC173DS MOTOROLA

获取价格

D Flip-Flop, 4-Func, Positive Edge Triggered, CMOS, PDSO16
MC74HC173J MOTOROLA

获取价格

D Flip-Flop, 4-Func, Positive Edge Triggered, CMOS, CDIP16
MC74HC173JD ROCHESTER

获取价格

D Flip-Flop
MC74HC173JDS ROCHESTER

获取价格

D Flip-Flop