5秒后页面跳转
MC74HC112ADTR2G PDF预览

MC74HC112ADTR2G

更新时间: 2024-11-18 11:07:59
品牌 Logo 应用领域
安森美 - ONSEMI 触发器
页数 文件大小 规格书
8页 171K
描述
Dual J-K Flip-Flop with Set and Reset High−Performance Silicon−Gate CMOS

MC74HC112ADTR2G 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP16,.25针数:16
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:5.67
系列:HC/UHJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:5 mm
负载电容(CL):50 pF逻辑集成电路类型:J-K FLIP-FLOP
最大频率@ Nom-Sup:20000000 Hz最大I(ol):0.004 A
湿度敏感等级:1位数:2
功能数量:2端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:2/6 V认证状态:Not Qualified
座面最大高度:1.2 mm子类别:FF/Latches
最大供电电压 (Vsup):6 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):5 V表面贴装:YES
技术:CMOS温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:NEGATIVE EDGE
宽度:4.4 mmBase Number Matches:1

MC74HC112ADTR2G 数据手册

 浏览型号MC74HC112ADTR2G的Datasheet PDF文件第2页浏览型号MC74HC112ADTR2G的Datasheet PDF文件第3页浏览型号MC74HC112ADTR2G的Datasheet PDF文件第4页浏览型号MC74HC112ADTR2G的Datasheet PDF文件第5页浏览型号MC74HC112ADTR2G的Datasheet PDF文件第6页浏览型号MC74HC112ADTR2G的Datasheet PDF文件第7页 
MC74HC112A  
Dual J-K Flip-Flop with  
Set and Reset  
HighPerformance SiliconGate CMOS  
The MC74HC112A is identical in pinout to the LS112. The device  
inputs are compatible with standard CMOS outputs; with pullup  
resistors, they are compatible with LSTTL outputs.  
Each flipflop is negativeedge clocked and has activelow  
asynchronous Set and Reset inputs.  
http://onsemi.com  
MARKING  
DIAGRAMS  
16  
The HC112A is identical in function to the HC76, but has a different  
pinout.  
PDIP16  
N SUFFIX  
CASE 648  
MC74HC112AN  
AWLYYWWG  
16  
16  
Features  
1
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2.0 to 6.0 V  
Low Input Current: 1.0 mA  
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
1
16  
SOIC16  
D SUFFIX  
CASE 751B  
HC112AG  
AWLYWW  
1
1
16  
Similar in Function to the LS112 Except When Set and Reset are  
Low Simultaneously  
Chip Complexity: 100 FETs or 25 Equivalent Gates  
PbFree Packages are Available*  
TSSOP16  
DT SUFFIX  
CASE 948F  
HC  
112A  
ALYWG  
G
16  
1
1
16  
1
SOEIAJ16  
F SUFFIX  
CASE 966  
16  
74HC112A  
ALYWG  
1
A
L, WL  
Y, YY  
= Assembly Location  
= Wafer Lot  
= Year  
W, WW = Work Week  
G
G
= PbFree Package  
= PbFree Package  
(Note: Microdot may be in either location)  
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 2 of this data sheet.  
*For additional information on our PbFree strategy and soldering details, please  
download the ON Semiconductor Soldering and Mounting Techniques  
Reference Manual, SOLDERRM/D.  
© Semiconductor Components Industries, LLC, 2009  
1
Publication Order Number:  
December, 2009 Rev. 7  
MC74HC112/D  

与MC74HC112ADTR2G相关器件

型号 品牌 获取价格 描述 数据表
MC74HC112AFELG ONSEMI

获取价格

Dual J-K Flip-Flop with Set and Reset High−Performance Silicon−Gate CMOS
MC74HC112ANG ONSEMI

获取价格

Dual J-K Flip-Flop with Set and Reset High−Performance Silicon−Gate CMOS
MC74HC112D MOTOROLA

获取价格

Dual J-K Flip-Flop with Set and Reset
MC74HC112DD MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Negative Edge Triggered, CMOS, PDSO16
MC74HC112DDS MOTOROLA

获取价格

暂无描述
MC74HC112DR2 MOTOROLA

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, PL
MC74HC112DS MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Negative Edge Triggered, CMOS, PDSO16
MC74HC112DT MOTOROLA

获取价格

Dual J-K Flip-Flop with Set and Reset
MC74HC112DTR2 MOTOROLA

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, PL
MC74HC112J MOTOROLA

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,DIP,16PIN,CERAMIC