5秒后页面跳转
MC74HC112DT PDF预览

MC74HC112DT

更新时间: 2024-01-26 21:49:33
品牌 Logo 应用领域
摩托罗拉 - MOTOROLA 触发器
页数 文件大小 规格书
6页 214K
描述
Dual J-K Flip-Flop with Set and Reset

MC74HC112DT 数据手册

 浏览型号MC74HC112DT的Datasheet PDF文件第2页浏览型号MC74HC112DT的Datasheet PDF文件第3页浏览型号MC74HC112DT的Datasheet PDF文件第4页浏览型号MC74HC112DT的Datasheet PDF文件第5页浏览型号MC74HC112DT的Datasheet PDF文件第6页 
SEMICONDUCTOR TECHNICAL DATA  
High–Performance Silicon–Gate CMOS  
N SUFFIX  
PLASTIC PACKAGE  
CASE 648–08  
16  
The MC74HC112 is identical in pinout to the LS112. The device inputs are  
compatible with standard CMOS outputs; with pullup resistors, they are  
compatible with LSTTL outputs.  
1
Each flip–flop is negative–edge clocked and has active–low asynchro-  
nous Set and Reset inputs.  
The HC112 is identical in function to the HC76, but has a different pinout.  
D SUFFIX  
SOIC PACKAGE  
CASE 751B–05  
16  
1
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
DT SUFFIX  
TSSOP PACKAGE  
CASE 948F–01  
16  
Low Input Current: 1 µA  
1
High Noise Immunity Characteristic of CMOS Devices  
In Compliance with the Requirements Defined by JEDEC Standard  
No. 7A  
ORDERING INFORMATION  
Similar in Function to the LS112 Except When Set and Reset are Low  
Simultaneously  
Chip Complexity: 100 FETs or 25 Equivalent Gates  
MC74HCXXXN  
MC74HCXXXD  
MC74HCXXXDT  
Plastic  
SOIC  
TSSOP  
PIN ASSIGNMENT  
LOGIC DIAGRAM  
CLOCK 1  
1
2
16  
15  
V
CC  
K1  
J1  
RESET 1  
4
SET 1  
3
4
14  
13  
RESET 2  
CLOCK 2  
2
1
5
6
SET 1  
Q1  
K1  
Q1  
Q1  
5
6
12  
11  
K2  
J2  
CLOCK 1  
Q1  
3
J1  
Q2  
7
8
10  
9
SET 2  
Q2  
15  
RESET 1  
GND  
10  
FUNCTION TABLE  
Inputs  
SET 2  
Outputs  
12  
13  
9
K2  
Q2  
Q2  
Set Reset Clock  
J
K
Q
Q
CLOCK 2  
L
H
L
H
H
H
H
H
H
H
H
L
L
H
H
H
H
H
H
H
X
X
X
X
X
X
L
X
X
X
L
H
L
L
H
11  
14  
7
J2  
L*  
L*  
No Change  
RESET 2  
L
H
L
H
X
X
X
L
H
H
L
H
H
X
X
X
Toggle  
PIN 16 = V  
CC  
PIN 8 = GND  
L
H
No Change  
No Change  
No Change  
* Both outputs will remain low as long as Set and  
Reset are low, but the output states are unpre-  
dictable if Set and Reset go high simultaneously.  
10/95  
REV 6  
Motorola, Inc. 1995  

与MC74HC112DT相关器件

型号 品牌 获取价格 描述 数据表
MC74HC112DTR2 MOTOROLA

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, PL
MC74HC112J MOTOROLA

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,DIP,16PIN,CERAMIC
MC74HC112JDS MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Negative Edge Triggered, CMOS, CDIP16
MC74HC112N MOTOROLA

获取价格

Dual J-K Flip-Flop with Set and Reset
MC74HC112ND MOTOROLA

获取价格

HC/UH SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
MC74HC112NS MOTOROLA

获取价格

暂无描述
MC74HC113D MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Negative Edge Triggered, CMOS, PDSO14
MC74HC113DD MOTOROLA

获取价格

J-K Flip-Flop, 2-Func, Negative Edge Triggered, CMOS, PDSO14
MC74HC113DR2 MOTOROLA

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,SOP,14PIN,PLASTIC
MC74HC113DS MOTOROLA

获取价格

IC,FLIP-FLOP,DUAL,J/K TYPE,HC-CMOS,SOP,14PIN,PLASTIC