Datasheet > MC14069UBDTR2

MC14069UBDTR2

更新时间： 2024-11-03 22:58:11

品牌	Logo	应用领域
安森美 - ONSEMI		/
页数	文件大小	规格书
8页	175K
描述
Hex Inverter

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

MC14069UBDTR2 数据手册

The MC14069UB hex inverter is constructed with MOS P–channel

and N–channel enhancement mode devices in a single monolithic

structure. These inverters find primary use where low power

dissipation and/or high noise immunity is desired. Each of the six

inverters is a single stage to minimize propagation delays.

http://onsemi.com

• Supply Voltage Range = 3.0 Vdc to 18 Vdc

• Capable of Driving Two Low–Power TTL Loads or One Low–Power

Schottky TTL Load Over the Rated Temperature Range

• Triple Diode Protection on All Inputs

• Pin–for–Pin Replacement for CD4069UB

• Meets JEDEC UB Specifications

MARKING

DIAGRAMS

PDIP–14

P SUFFIX

CASE 646

MC14069UBCP

AWLYYWW

SOIC–14

D SUFFIX

CASE 751A

14069U

AWLYWW

MAXIMUM RATINGS (Voltages Referenced to V ) (Note 2.)

Symbol

Parameter

Value

Unit

DC Supply Voltage Range

–0.5 to +18.0

V , V

Input or Output Voltage Range

(DC or Transient)

–0.5 to V + 0.5

in out

TSSOP–14

DT SUFFIX

CASE 948G

069U

ALYW

I , I

in out

Input or Output Current

(DC or Transient) per Pin

±10

Power Dissipation,

per Package (Note 3.)

500

SOEIAJ–14

F SUFFIX

CASE 965

MC14069U

AWLYWW

Ambient Temperature Range

Storage Temperature Range

–55 to +125

–65 to +150

260

°C

stg

Lead Temperature

(8–Second Soldering)

= Assembly Location

WL or L = Wafer Lot

YY or Y = Year

WW or W = Work Week

2. Maximum Ratings are those values beyond which damage to the device

may occur.

3. Temperature Derating:

Plastic “P and D/DW” Packages: – 7.0 mW/ C From 65 C To 125 C

ORDERING INFORMATION

This device contains protection circuitry to guard against damage due to high

static voltages or electric fields. However, precautions must be taken to avoid

applications of any voltage higher than maximum rated voltages to this

Device

Package

PDIP–14

SOIC–14

Shipping

high–impedancecircuit. For proper operation, V and V should be constrained

out

MC14069UBCP

MC14069UBD

MC14069UBDR2

MC14069UBDT

2000/Box

2750/Box

to the range V

(V or V

)

out

Unused inputs must always be tied to an appropriate logic voltage level (e.g.,

either V or V ). Unused outputs must be left open.

SOIC–14 2500/Tape & Reel

96/Rail

TSSOP–14

MC14069UBDTEL TSSOP–14 2000/Tape & Reel

MC14069UBDTR2 TSSOP–14 2500/Tape & Reel

MC14069UBF

SOEIAJ–14

See Note 1.

MC14069UBFEL SOEIAJ–14

1. For ordering information on the EIAJ version of

the SOIC packages, please contact your local

ON Semiconductor representative.

Semiconductor Components Industries, LLC, 2000

Publication Order Number:

March, 2000 – Rev. 3

MC14069UB/D

12 3 4 5 6 7 8

中文翻译

下载PDF

MC14069UBDTR2 替代型号

型号	品牌	替代类型	描述	数据表
CD4069UBPWRE4	TI	类似代替	CMOS Hex Inverter
CD4069UBPWG4	TI	类似代替	CMOS Hex Inverter
CD4069UBPWE4	TI	类似代替	CMOS Hex Inverter

与MC14069UBDTR2相关器件

型号	品牌	获取价格	描述	数据表
MC14069UBDTR2G	ONSEMI	获取价格	Hex Inverter
MC14069UBF	ONSEMI	获取价格	Hex Inverter
MC14069UBFEL	ONSEMI	获取价格	Hex Inverter
MC14069UBFELG	ONSEMI	获取价格	Hex Inverter
MC14069UBFR1	ONSEMI	获取价格	4000/14000/40000 SERIES, HEX 1-INPUT INVERT GATE, PDSO14, EIAJ, SO-14
MC14069UBFR2	ONSEMI	获取价格	4000/14000/40000 SERIES, HEX 1-INPUT INVERT GATE, PDSO14, EIAJ, SO-14
MC14070	MOTOROLA	获取价格	CMOS SSI Quad Exclusive OR and NOR Gates
MC14070B	ONSEMI	获取价格	CMOS SSI
MC14070B_06	ONSEMI	获取价格	CMOS SSI Quad Exclusive OR and NOR Gates
MC14070B_11	ONSEMI	获取价格	CMOS SSI Quad Exclusive âORâ and âNORâ

与MC14069UBDTR2相关文章

英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

13
苹果iPhone 17将全系采用三星/LG显示LTPO OLED面板
2024-11-05

7
三星深化印度制造布局，供应链本地化进程加速
2024-10-29

31
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

30

产品中心

服务支持

精选活动

关于我们

帮助中心

MC14069UBDTR2

MC14069UBDTR2 数据手册

MC14069UBDTR2 替代型号

与MC14069UBDTR2相关器件

与MC14069UBDTR2相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

MC14069UBDTR2

MC14069UBDTR2 数据手册

MC14069UBDTR2 替代型号

与MC14069UBDTR2相关器件

与MC14069UBDTR2相关文章

您还可以找

您在本页遇到什么问题？